A 6-bit 1.6-GS/s Domino-SAR ADC in 55nm CMOS

被引：0
|
作者：
Chung, Yung-Hui [1 ]
Rih, Wei-Shu [1 ]
机构：
[1] Natl Taiwan Univ Sci & Technol, Dept Elect & Comp Engn, Taipei, Taiwan
来源：
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017) | 2017年
关键词：
Analog-to-digital conversion (ADC); capacitor swapping; digital-to-analog conversion (DAC); domino; SAR;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a 6-bit 1.6-GS/s SAR ADC incorporating a domino-comparator architecture. The proposed domino-SAR architecture effectively speed up ADC operation. To further fasten the operating speed, a ping-pong operation is applied to achieve 1.6-GS/s. To against PVT variations, an adaptive sampler is proposed to adjust the allocated conversion time automatically. The ADC was implemented in 55nm LP CMOS. It consumes 5 mW from a 1.2-V supply. At Nyquist-rate, the simulated SNDR and SFDR are 35.4 and 52 dB respectively. Its ENOB is 5.6 bits, equivalent to a FOM of 64 fJ/conv.-step.
引用
收藏
页码：216 / 217
页数：2
相关论文
共 50 条
  • [1] A 6-bit 1.3-GS/s Ping-Pong Domino-SAR ADC in 55-nm CMOS
    Chung, Yung-Hui
    Rih, Wei-Shu
    Chang, Che-Wei
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (08) : 999 - 1003
  • [2] A 6-bit 2 GS/s ADC in 65 nm CMOS
    WANG HaoNan
    WANG Tao
    YAO YuFeng
    WANG Hui
    CHENG YuHua
    ScienceChina(InformationSciences), 2014, 57 (06) : 294 - 298
  • [3] A 6-bit 2 GS/s ADC in 65 nm CMOS
    Wang HaoNan
    Wang Tao
    Yao YuFeng
    Wang Hui
    Cheng YuHua
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (06) : 1 - 5
  • [4] A 6-bit 2 GS/s ADC in 65 nm CMOS
    HaoNan Wang
    Tao Wang
    YuFeng Yao
    Hui Wang
    YuHua Cheng
    Science China Information Sciences, 2014, 57 : 1 - 5
  • [5] A 6-bit 1.6-GS/s low-power wideband flash ADC converter in 0.13-μm CMOS technology
    Ismail, Ayman
    Elmasry, Mohamed
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (09) : 1982 - 1990
  • [6] A Chopped 6-bit 1.6 GS/s SAR ADC Utilizing Slow Decision Information in 22 nm FDSOI
    Ungethuem, Jonathan
    Pietzko, Michael
    Abdelaal, Ahmed
    Kauffman, John G.
    Ortmanns, Maurits
    IEEE 49TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE, ESSCIRC 2023, 2023, : 141 - 144
  • [7] A 1-GS/s 6-bit Flash ADC in 90 nm CMOS
    Shaker, Mohamed O.
    Gosh, Soumik
    Bayoumi, Magdy A.
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 144 - 147
  • [8] A 6-bit 1-GS/s Two-Step SAR ADC in 40-nm CMOS
    Tai, Hung-Yen
    Tsai, Cheng-Hsueh
    Tsai, Pao-Yang
    Chen, Hung-Wei
    Chen, Hsin-Shu
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (05) : 339 - 343
  • [9] A 1.8-GS/s 6-Bit Two-Step SAR ADC in 65-nm CMOS
    Meng, Xiangyu
    Kong, Weihao
    Yang, Haifeng
    Li, Yecong
    Li, Xuan
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [10] 6-bit 1.6GS/s ADC with low input capacitance in a 0.18μm CMOS
    Chen, Chun-Chieh
    Chung, Yu-Lun
    Chiu, Chen-I
    2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 288 - 291
12345