Ion implant modeling for ULSI CMOS technology development and manufacturing

被引:0
|
作者
Tasch, AF
机构
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Ion implantation is widely used in integrated circuit manufacturing today and is expected to continue to be the dominant doping tool in the future. The reduced thermal budgets and scaled devices in succeeding generations of CMOS technology have resulted in a strong need for accurate models for the profiles of both the as-implanted impurities and the implant-induced damage. The ion implant models developed at the University of Texas at Austin will be described, which include computationally efficient analytical models and physically based models for B, BF2, As, and P.
引用
收藏
页码:438 / 452
页数:15
相关论文
共 50 条
  • [41] Fault modeling and fault equivalence in CMOS technology
    Flottes, Marie-Lise, 1600, (02):
  • [42] Development of ISFET in a commercial CMOS technology
    Errachid, A
    Merlos, A
    Bausells, J
    Carrabina, J
    QUIMICA ANALITICA, 1999, 18 : 62 - 64
  • [43] Modeling process variability in scaled CMOS technology
    Saha S.K.
    IEEE Design and Test of Computers, 2010, 27 (02): : 8 - 16
  • [44] CMOS TECHNOLOGY: CHALANGES FOR FUTURE DEVELOPMENT
    Svilicic, Boris
    Kras, Antun
    POMORSTVO-SCIENTIFIC JOURNAL OF MARITIME RESEARCH, 2006, 20 (02) : 97 - 104
  • [45] CMOS/Cu BEOL Technology in Manufacturing: 20 Years and Counting
    2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 39 - 39
  • [46] Manufacturing Of Biocompatible Implant Component Using Rapid Prototyping Technology
    Yusof, Yusri
    Samson, Mohd Noor Hakim
    ADVANCED MATERIALS RESEARCH, 2011, 213 : 25 - 30
  • [47] Technology-dependent modeling of deep-submicron MOSFET's and ULSI circuits
    Zhou, X
    Chiah, SB
    Lim, KY
    Wang, YW
    Yu, Y
    Chwa, S
    See, A
    Chan, L
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 855 - 860
  • [48] Green Manufacturing Technology of manufacturing industry sustainable development
    Wang, An
    Zhang, Xiangqing
    MATERIALS PROCESSING AND MANUFACTURING III, PTS 1-4, 2013, 753-755 : 1343 - +
  • [49] Arsenic ion implant energy effects on CMOS gate oxide hardness
    Draper, BL
    Shaneyfelt, MR
    Young, RW
    Headley, TJ
    Dondero, R
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (06) : 2387 - 2391
  • [50] On-chip characterization of interconnect parameters and time delay in 0.18 μm CMOS technology for ULSI circuit applications
    Lee, HD
    Kim, DM
    Jang, MJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (05) : 1073 - 1079