Fault modeling and fault equivalence in CMOS technology

被引：0
|
作者：
机构：
[1] Flottes, Marie-Lise
[2] Landrault, Christian
[3] Pravossoudovitch, Serge
来源：
Flottes, Marie-Lise | 1600年 / 02期
关键词：
21;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Fault modeling and testability of CMOS domino circuits
    Al-Assadi, WK
    Chandrasekhar, P
    Bhaskaran, B
    CDES '05: Proceedings of the 2005 International Conference on Computer Design, 2005, : 21 - 27
  • [2] Laser Fault Injection at the CMOS 28 nm Technology Node: an Analysis of the Fault Model
    Dutertre, Jean-Max
    Beroulle, Vincent
    Candelier, Philippe
    De Castro, Stephan
    Faber, Louis-Barthelemy
    Flottes, Marie-Lise
    Gendrier, Philippe
    Hely, David
    Leveugle, Regis
    Maistri, Paolo
    Di Natale, Giorgio
    Papadimitriou, Athanasios
    Rouzeyre, Bruno
    2018 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), 2018, : 1 - 6
  • [3] FAULT MODELING OF PHYSICAL FAILURES IN CMOS VLSI CIRCUITS
    ZAGHLOUL, ME
    GOBOVIC, D
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (12): : 1528 - 1543
  • [4] Equivalence of Fault Trees and Stochastic Petri Nets in Reliability Modeling
    Vozar, Ondrej
    STATISTIKA-STATISTICS AND ECONOMY JOURNAL, 2020, 100 (03) : 282 - 295
  • [5] A CMOS FAULT EXTRACTOR FOR INDUCTIVE FAULT ANALYSIS
    FERGUSON, FJ
    SHEN, JP
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (11) : 1181 - 1194
  • [6] Modeling and Technology application for Transmission Line Fault
    Zhao Zhiqiang
    Cao Fuyong
    Zhao Han
    Guo Jieting
    Jiang Peng
    Wei Wenzhen
    2018 2ND IEEE CONFERENCE ON ENERGY INTERNET AND ENERGY SYSTEM INTEGRATION (EI2), 2018,
  • [7] CMOS FAULT MODELING, TEST-GENERATION AND DESIGN FOR TESTABILITY
    MATTHAUS, C
    KRUGERSPRENGEL, B
    GLOWACZ, C
    HUBNER, U
    VIERHAUS, HT
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 233 - 238
  • [8] CMOS STUCK-OPEN FAULT MODELING, DETECTION AND SIMULATION
    WU, DM
    HSIEH, EP
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 379 - 383
  • [9] Symbolic oriented stuck fault modeling of CMOS sequential circuits
    Petkovic, PM
    Milovanovic, DP
    Zivkovic, VA
    1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 783 - 786
  • [10] Bridging fault modeling and simulation for deep submicron CMOS ICs
    Favalli, M
    Dalpasso, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (08) : 941 - 953
12345