Fault modeling and fault equivalence in CMOS technology

被引：0
|
作者：
机构：
[1] Flottes, Marie-Lise
[2] Landrault, Christian
[3] Pravossoudovitch, Serge
来源：
Flottes, Marie-Lise | 1600年 / 02期
关键词：
21;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] FAULT MODELS OF CMOS TRANSMISSION GATE
    MILOVANOVIC, DP
    LITOVSKI, VB
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 71 (04) : 675 - 683
  • [32] Accurate fault modeling and fault simulation of resistive bridges
    Sar-Dessai, V
    Walker, DMH
    1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, : 102 - 107
  • [33] Fault Collapsing in Digital Circuits Using Fast Fault Dominance and Equivalence Analysis with SSBDDs
    Ubar, Raimund
    Juerimaegi, Lembit
    Orasson, Elmet
    Raik, Jaan
    VLSI-SOC: DESIGN FOR RELIABILITY, SECURITY, AND LOW POWER, 2016, 483 : 23 - 45
  • [34] ECL FAULT MODELING
    MORANDI, C
    NICCOLAI, L
    FANTINI, F
    GAVIRAGHI, S
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (06): : 312 - 317
  • [35] Cloud Fault Modeling
    Okado Tamashiro, Camila Baleiro
    Spolon, Roberta
    Lobato, Renata Spolon
    Manacero Junior, Aleardo
    Cavenaghi, Marcos Antonio
    2020 15TH IBERIAN CONFERENCE ON INFORMATION SYSTEMS AND TECHNOLOGIES (CISTI'2020), 2020,
  • [36] Implication and evaluation techniques for proving fault equivalence
    Amyeen, ME
    Fuchs, WK
    Pomeranz, I
    Boppana, V
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 201 - 207
  • [37] Equivalence fault collapsing for transistor leakage faults
    Wen, XQ
    Saluja, KK
    Kinoshita, K
    Tamamoto, H
    1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 79 - 83
  • [38] Fault detection and fault tolerance issues at CMOS level through AUED encoding
    Bolchini, C
    Bounanno, G
    Sciuto, D
    Stefanelli, R
    1996 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1996, : 258 - 266
  • [39] Exploiting dominance and equivalence using fault tuples
    Dwarakanath, KN
    Blanton, RD
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 269 - 274
  • [40] Multiple soft fault diagnosis of DC analog CMOS circuits designed in nanometer technology
    Michał Tadeusiewicz
    Stanisław Hałgas
    Analog Integrated Circuits and Signal Processing, 2016, 88 : 65 - 77
12345