Fault modeling and fault equivalence in CMOS technology

被引：0
|
作者：
机构：
[1] Flottes, Marie-Lise
[2] Landrault, Christian
[3] Pravossoudovitch, Serge
来源：
Flottes, Marie-Lise | 1600年 / 02期
关键词：
21;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] FAULT EQUIVALENCE IN PLAS AND PREVENTION DESIGN
    LIU, BD
    SHAW, GT
    ELECTRONICS LETTERS, 1990, 26 (23) : 1925 - 1926
  • [22] Impact of technology scaling on bridging fault detections in sequential and combinational CMOS circuits
    Semenov, O
    Sachdev, M
    2000 IEEE INTERNATIONAL WORKSHOP ON DEFECT BASED TESTING, PROCEEDINGS, 2000, : 36 - 41
  • [23] Research on fault regularity modeling and prediction technology of electronic equipment
    Han, D
    Li, HR
    Li, SL
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 8, 2005, : 315 - 317
  • [24] On Modeling CMOS Library Cells for Cell Internal Fault Test Pattern Generation
    Lin, Xijiang
    Cheng, Wu-Tung
    Kobayashi, Takeo
    Glowatz, Andreas
    2021 IEEE 30TH ASIAN TEST SYMPOSIUM (ATS 2021), 2021, : 103 - 108
  • [25] Sequential fault modeling and test pattern generation for CMOS iterative logic arrays
    Psarakis, M
    Gizopoulos, D
    Paschalis, A
    Zorian, Y
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (10) : 1083 - 1099
  • [26] Sequential fault modeling and test pattern generation for CMOS iterative logic arrays
    Psarakis, Mihalis, 2000, IEEE, Los Alamitos, CA, United States (49)
  • [27] THE FAULTS IN CMOS IC FAULT TESTING
    不详
    IEEE SPECTRUM, 1990, 27 (12) : 78 - 78
  • [28] Fault diagnosis for static CMOS circuits
    Wen, XQ
    Tamamoto, H
    Saluja, KK
    Kinoshita, K
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 282 - 287
  • [29] Parametrical fault test of CMOS LNA
    Suenaga, K.
    Picos, R.
    Bota, S.
    Roca, M.
    Isern, E.
    Garcia-Moreno, E.
    2008 7TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, 2008, : 228 - 233
  • [30] FAULT SIMULATION IN CMOS VLSI CIRCUITS
    ZAGHLOUL, ME
    GOBOVIC, D
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (04): : 203 - 212
12345