C3SRAM: In-Memory-Computing SRAM Macro Based on Capacitive-Coupling Computing

被引：40

作者：

Jiang, Zhewei ^{[1
]}

Yin, Shihui ^{[2
]}

Seo, Jae-Sun ^{[2
]}

Seok, Mingoo ^{[1
]}

机构：

[1] Columbia Univ, Elect Engn Dept, New York, NY 10027 USA

[2] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA

来源：

IEEE SOLID-STATE CIRCUITS LETTERS | 2019年 / 2卷 / 09期

关键词：

Capacitive coupling; in-memory-computing (IMC); machine learning accelerator; mixed-signal processing; neural network;

D O I：

10.1109/LSSC.2019.2934831

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This letter presents C3SRAM, an in-memory-computing SRAM macro, which utilizes analog-mixed-signal capacitive-coupling computing to perform XNOR-and-accumulate operations for binary deep neural networks. The 256 x 64 C3SRAM macro asserts all 256 rows simultaneously and equips one ADC per column, realizing fully parallel vector-matrix multiplication in one cycle. C3SRAM demonstrates 672 TOPS/W and 1638 GOPS, and achieves 98.3% accuracy for MNIST and 85.5% for CIFAR-10 dataset. It achieves 3975x smaller energy-delay product than conventional digital processors.

引用

页码：131 / 134

页数：4

共 50 条

[41] PIC-RAM: Process-Invariant Capacitive Multiplier Based Analog In Memory Computing in 6T SRAM
Prasad, Kailash
Biswas, Aditya
Kabra, Arpita
Mekie, Joycee
2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
[42] A Capacitive Computing-In-Memory Circuit With Low Input Loading SRAM Bitcell and Adjustable ADC Input Range
Kim, Eunhwan
Oh, Hyunmyung
Kang, Nameun
Park, Jihoon
Kim, Jae-Joon
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (09) : 3268 - 3272
[43] Applications of Generic In-memory Computing Architecture Platform Based on SRAM to Internet of Things
Zeng Jianmin
Zhang Zhang
Yu Zhiyi
Xie Guangjun
JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (06) : 1574 - 1586
[44] Design Framework for SRAM-Based Computing-In-Memory Edge CNN Accelerators
Wang, Yimin
Zou, Zhuo
Zheng, Lirong
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[45] Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge Devices
Jhang, Chuan-Jia
Xue, Cheng-Xin
Hung, Je-Min
Chang, Fu-Chun
Chang, Meng-Fan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (05) : 1773 - 1786
[46] A 9T-SRAM in-memory computing macro for Boolean logic and multiply-and-accumulate operations
Dai, Chenghu
Ren, Zihua
Guan, Lijun
Liu, Haitao
Gao, Mengya
Lu, Wenjuan
Pang, Zhiyong
Peng, Chunyu
Wu, Xiulong
MICROELECTRONICS JOURNAL, 2024, 144
[47] Massive MIMO Signal Detection using SRAM-based In-Memory Computing
Kavishwar, Mihir
Shanbhag, Naresh
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[48] 5-bit Signed SRAM-Based In-Memory Computing Cell
Karimpour, F.
Pardo, F.
Garcia-Lesta, D.
2024 IEEE 24TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY, NANO 2024, 2024, : 126 - 130
[49] Impact of Aging and Process Variability on SRAM-Based In-Memory Computing Architectures
Shaik, Jani Babu
Guo, Xinfei
Singhal, Sonal
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (06) : 2696 - 2708
[50] Deep In-Memory Architectures in SRAM: An Analog Approach to Approximate Computing
Kang, Mingu
Gonugondla, Sujan K.
Shanbhag, Naresh R.
PROCEEDINGS OF THE IEEE, 2020, 108 (12) : 2251 - 2275

← 1 2 3 4 5 →