C3SRAM: In-Memory-Computing SRAM Macro Based on Capacitive-Coupling Computing

被引:40
|
作者
Jiang, Zhewei [1 ]
Yin, Shihui [2 ]
Seo, Jae-Sun [2 ]
Seok, Mingoo [1 ]
机构
[1] Columbia Univ, Elect Engn Dept, New York, NY 10027 USA
[2] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA
来源
IEEE SOLID-STATE CIRCUITS LETTERS | 2019年 / 2卷 / 09期
关键词
Capacitive coupling; in-memory-computing (IMC); machine learning accelerator; mixed-signal processing; neural network;
D O I
10.1109/LSSC.2019.2934831
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This letter presents C3SRAM, an in-memory-computing SRAM macro, which utilizes analog-mixed-signal capacitive-coupling computing to perform XNOR-and-accumulate operations for binary deep neural networks. The 256 x 64 C3SRAM macro asserts all 256 rows simultaneously and equips one ADC per column, realizing fully parallel vector-matrix multiplication in one cycle. C3SRAM demonstrates 672 TOPS/W and 1638 GOPS, and achieves 98.3% accuracy for MNIST and 85.5% for CIFAR-10 dataset. It achieves 3975x smaller energy-delay product than conventional digital processors.
引用
收藏
页码:131 / 134
页数:4
相关论文
共 50 条
  • [31] A review on SRAM-based computing in-memory: Circuits,functions, and applications
    Zhiting Lin
    Zhongzhen Tong
    Jin Zhang
    Fangming Wang
    Tian Xu
    Yue Zhao
    Xiulong Wu
    Chunyu Peng
    Wenjuan Lu
    Qiang Zhao
    Junning Chen
    Journal of Semiconductors, 2022, (03) : 26 - 50
  • [32] A review on SRAM-based computing in-memory: Circuits, functions, and applications
    Lin, Zhiting
    Tong, Zhongzhen
    Zhang, Jin
    Wang, Fangming
    Xu, Tian
    Zhao, Yue
    Wu, Xiulong
    Peng, Chunyu
    Lu, Wenjuan
    Zhao, Qiang
    Chen, Junning
    JOURNAL OF SEMICONDUCTORS, 2022, 43 (03)
  • [33] Configurable in-memory computing architecture based on dual-port SRAM
    Zhao, Yue
    Liu, Yunlong
    Zheng, Jian
    Tong, Zhongzhen
    Wang, Xin
    Yu, Runru
    Wu, Xiulong
    Zhou, Yongliang
    Peng, Chunyu
    Lu, Wenjuan
    Zhao, Qiang
    Lin, Zhiting
    MICROELECTRONICS JOURNAL, 2024, 147
  • [34] Modeling and Optimization of SRAM-based In-Memory Computing Hardware Design
    Saikia, Jyotishman
    Yin, Shihui
    Cherupally, Sai Kiran
    Zhang, Bo
    Meng, Jian
    Seok, Mingoo
    Seo, Jae-Sun
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 942 - 947
  • [35] A Zero-Skipping Reconfigurable SRAM In-Memory Computing Macro with Binary-Searching ADC
    Yu, Chengshuo
    Chai, Kevin Tshun Chuan
    Kim, Tony Tae-Hyoung
    Kim, Bongjin
    IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021), 2021, : 131 - 134
  • [36] A Reconfigurable 8T SRAM Macro for Bit-Parallel Searching and Computing In-Memory
    Chen, Yuzong
    Mu, Junjie
    Kim, Hyunjoon
    Lu, Lu
    Kim, Tony Tae-Hyoung
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2556 - 2560
  • [37] AND8T SRAM Macro with Improved Linearity for Multi-bit In-Memory Computing
    Sharma, Vishal
    Kim, Ju Eon
    Jo, Yong-Jun
    Chen, Yuzong
    Kim, Tony Tae-Hyoung
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [38] Zero-Skipping Reconfigurable SRAM In-Memory Computing Macro with Binary-Searching ADC
    Yu, Chengshuo
    Chai, Kevin Tshun Chuan
    Kim, Tony Tae-Hyoung
    Kim, Bongjin
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 131 - 134
  • [39] Computing-in-Memory with SRAM and RRAM for Binary Neural Netowrks
    Sun, Xiaoyu
    Liu, Rui
    Peng, Xiaochen
    Yu, Shimeng
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1245 - 1248
  • [40] Novel SRAM based Temporary Memory for PVT Variation Tolerant Analog In-Memory Computing
    Elangovan, Sivakumar
    Vangala, Porus
    Sunnapu, Yeshwanth
    Shaikh, Khalid
    Ganguly, Udayan
    Baghini, Maryam Shojaei
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,