An enhanced test generator for capacitance induced crosstalk delay faults

被引:0
|
作者
Sinha, A [1 ]
Gupta, SK [1 ]
Breuer, MA [1 ]
机构
[1] Univ So Calif, Dept Elect Engn Syst, Los Angeles, CA 90089 USA
来源
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2003年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Capacitive crosstalk can give rise to slowdown of signals that can propagate to a circuit output and create a functional error A test generation methodology, called XGEN, was developed to generate tests for such failures. Two drawbacks of XGEN are: (i) it is not complete because of restricted propagation conditions, and (ii) a constrained logic value system is used. In this paper we relax the propagation conditions to increase the solution space. This increases the likelihood of finding a test. We also present a nine-valued algebra that distinguishes between hazardous values and non-hazardous values. Finally, we use the relation between arrival time and required time ranges to selectively turn off the timing computation procedure which is computationally expensive. Other drawbacks of previous versions of XGEN are: (i) a simplified pin-to-pin delay model was used, and (ii) crosstalk computation could not handle timing ranges. We have addressed both of those issues.
引用
收藏
页码:174 / 177
页数:4
相关论文
共 50 条
  • [41] Efficient interconnect test patterns for crosstalk and static faults
    Min, Pyoungwoo
    Yi, Hyunbean
    Song, Jaehoon
    Baeg, Sanghyeon
    Park, Sungju
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) : 2605 - 2608
  • [42] Delay Test with Embedded Test Pattern Generator
    Lai, Nan-Cheng
    Wang, Sying-Jyan
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2013, 29 (03) : 545 - 556
  • [43] A New March Test for Process-Variation Induced Delay Faults in SRAMs
    Cheng, Da
    Hsiung, Hsunwei
    Liu, Bin
    Chen, Jianing
    Zeng, Jia
    Govindan, Ramesh
    Gupta, Sandeep K.
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 115 - 122
  • [44] Robust test generation for power supply noise induced path delay faults
    Fu, Xiang
    Li, Huawei
    Hu, Yu
    Li, Xiaowei
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 625 - 628
  • [45] Scalable Optimal Test Patterns for Crosstalk-induced Faults on Deep Submicron Global Interconnects
    Chee, Yeow Meng
    Colbourn, Charles J.
    CODING AND CRYPTOLOGY, 2008, 4 : 80 - +
  • [46] Test time reduction to test for path-delay faults using enhanced random-access scan
    Le, Kim T.
    Baik, Dong H.
    Saluja, Kewal K.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 769 - +
  • [47] IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults
    Li, Katherine Shu-Min
    Su, Chauchin
    Chang, Yao-Wen
    Lee, Chung-Len
    Chen, Jwu E.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) : 2513 - 2525
  • [48] IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults
    Li, Katherine Shu-Min
    Chang, Yao-Wen
    Su, Chauchin
    Lee, Chung-Len
    Chen, Jwu E.
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 366 - 371
  • [49] A Test Method for Delay Faults in NoC Interconnects
    Cheng, He
    Jiang, Shu Yan
    Liu, Yue
    Jiang, Shan Shan
    Chen, Li
    2013 IEEE INTERNATIONAL CONFERENCE ON APPLIED SUPERCONDUCTIVITY AND ELECTROMAGNETIC DEVICES (ASEMD), 2013, : 371 - 374
  • [50] Built-In Test for Hidden Delay Faults
    Kampmann, Matthias
    Kochte, Michael A.
    Liu, Chang
    Schneider, Eric
    Hellebrand, Sybille
    Wunderlich, Hans-Joachim
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (10) : 1956 - 1968