An enhanced test generator for capacitance induced crosstalk delay faults

被引:0
|
作者
Sinha, A [1 ]
Gupta, SK [1 ]
Breuer, MA [1 ]
机构
[1] Univ So Calif, Dept Elect Engn Syst, Los Angeles, CA 90089 USA
来源
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2003年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Capacitive crosstalk can give rise to slowdown of signals that can propagate to a circuit output and create a functional error A test generation methodology, called XGEN, was developed to generate tests for such failures. Two drawbacks of XGEN are: (i) it is not complete because of restricted propagation conditions, and (ii) a constrained logic value system is used. In this paper we relax the propagation conditions to increase the solution space. This increases the likelihood of finding a test. We also present a nine-valued algebra that distinguishes between hazardous values and non-hazardous values. Finally, we use the relation between arrival time and required time ranges to selectively turn off the timing computation procedure which is computationally expensive. Other drawbacks of previous versions of XGEN are: (i) a simplified pin-to-pin delay model was used, and (ii) crosstalk computation could not handle timing ranges. We have addressed both of those issues.
引用
收藏
页码:174 / 177
页数:4
相关论文
共 50 条
  • [31] Delay test pattern generation considering crosstalk-induced effects
    Li, HW
    Zhang, Y
    Li, XW
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 178 - 183
  • [32] Automatic path-delay fault test generation for combined resistive vias, resistive bridges, and capacitive crosstalk delay faults
    Chary, S
    Bushnell, ML
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 413 - 418
  • [33] Test Generation of Path Delay Faults Induced by Defects in Power TSV
    Shih, Chi-Jih
    Hsieh, Shih-An
    Lu, Yi-Chang
    Li, James Chien-Mo
    Wu, Tzong-Lin
    Chakrabarty, Krishnendu
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 43 - 48
  • [34] Reduction of target fault list for crosstalk-induced delay faults by using layout constraints
    Keller, KJ
    Takahashi, H
    Le, KT
    Saluja, KK
    Takamatsu, Y
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 242 - 247
  • [35] Design of an optimal test pattern generator for built-in self testing of path delay faults
    Das, DK
    Chaudhuri, I
    Bhattacharya, BB
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 205 - 210
  • [36] On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits
    Keller, KJ
    Takahashi, H
    Saluja, KK
    Takamatsu, Y
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 568 - 577
  • [37] XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults
    Chun, Sunghoon
    Kim, Yongjoon
    Kim, Taejin
    Yang, Myung-Hoon
    Kang, Sungho
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 83 - 88
  • [38] Built-in self-test for state faults induced by crosstalk in sequential circuits
    Shimizu, K
    Itazaki, N
    Kinoshita, K
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 469 - 469
  • [39] Modeling crosstalk induced delay
    Tsai, CK
    Marek-Sadowska, M
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 189 - 194
  • [40] Test generation for global delay faults
    Luong, GM
    Walker, DMH
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 433 - 442