An enhanced test generator for capacitance induced crosstalk delay faults

被引:0
|
作者
Sinha, A [1 ]
Gupta, SK [1 ]
Breuer, MA [1 ]
机构
[1] Univ So Calif, Dept Elect Engn Syst, Los Angeles, CA 90089 USA
来源
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2003年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Capacitive crosstalk can give rise to slowdown of signals that can propagate to a circuit output and create a functional error A test generation methodology, called XGEN, was developed to generate tests for such failures. Two drawbacks of XGEN are: (i) it is not complete because of restricted propagation conditions, and (ii) a constrained logic value system is used. In this paper we relax the propagation conditions to increase the solution space. This increases the likelihood of finding a test. We also present a nine-valued algebra that distinguishes between hazardous values and non-hazardous values. Finally, we use the relation between arrival time and required time ranges to selectively turn off the timing computation procedure which is computationally expensive. Other drawbacks of previous versions of XGEN are: (i) a simplified pin-to-pin delay model was used, and (ii) crosstalk computation could not handle timing ranges. We have addressed both of those issues.
引用
收藏
页码:174 / 177
页数:4
相关论文
共 50 条
  • [21] A satisfiability-based test generator for path delay faults in combinational circuits
    Chen, CA
    Gupta, SK
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 209 - 214
  • [22] Modeling of interconnect capacitance, delay, and crosstalk in VLSI
    Wong, SC
    Lee, GY
    Ma, DJ
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2000, 13 (01) : 108 - 111
  • [23] Test generation for crosstalk-induced faults: Framework and computational results
    Chen, WY
    Gupta, SK
    Breuer, MA
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (01): : 17 - 28
  • [24] Test Generation for Crosstalk-Induced Faults: Framework and Computational Results
    Wei-Yu Chen
    Sandeep K. Gupta
    Melvin A. Breuer
    Journal of Electronic Testing, 2002, 18 : 17 - 28
  • [25] Test generation for crosstalk-induced faults: Framework and computational results
    Chen, WY
    Gupta, SK
    Breuer, MA
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 305 - 310
  • [26] Test methods for crosstalk-induced delay and glitch faults in network-on-chip interconnects implementing asynchronous communication protocols
    Bengtsson, T.
    Kumar, S.
    Ubar, R. -J.
    Jutman, A.
    Peng, Z.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (06): : 445 - 460
  • [27] ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults
    Chun, Sunghoon
    Kim, Taejin
    Kang, Sungho
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (09) : 1401 - 1413
  • [28] A compact model to identify delay faults due to crosstalk
    Rossello, Jose L.
    Segura, Jaume
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 900 - +
  • [29] Test generator for detecting sequential faults
    Latypov, RK
    AUTOMATION AND REMOTE CONTROL, 1997, 58 (06) : 1044 - 1049
  • [30] Maximizing Crosstalk-Induced Slowdown during Path Delay Test
    Gope, Dibakar
    Walker, D. M. H.
    2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 159 - 166