An enhanced test generator for capacitance induced crosstalk delay faults

被引:0
|
作者
Sinha, A [1 ]
Gupta, SK [1 ]
Breuer, MA [1 ]
机构
[1] Univ So Calif, Dept Elect Engn Syst, Los Angeles, CA 90089 USA
来源
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2003年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Capacitive crosstalk can give rise to slowdown of signals that can propagate to a circuit output and create a functional error A test generation methodology, called XGEN, was developed to generate tests for such failures. Two drawbacks of XGEN are: (i) it is not complete because of restricted propagation conditions, and (ii) a constrained logic value system is used. In this paper we relax the propagation conditions to increase the solution space. This increases the likelihood of finding a test. We also present a nine-valued algebra that distinguishes between hazardous values and non-hazardous values. Finally, we use the relation between arrival time and required time ranges to selectively turn off the timing computation procedure which is computationally expensive. Other drawbacks of previous versions of XGEN are: (i) a simplified pin-to-pin delay model was used, and (ii) crosstalk computation could not handle timing ranges. We have addressed both of those issues.
引用
收藏
页码:174 / 177
页数:4
相关论文
共 50 条
  • [1] Selection of crosstalk-induced faults in enhanced delay test
    Li, HW
    Li, XW
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (02): : 181 - 195
  • [2] Selection of Crosstalk-Induced Faults in Enhanced Delay Test
    Huawei Li
    Xiaowei Li
    Journal of Electronic Testing, 2005, 21 : 181 - 195
  • [3] A Multi-Valued Algebra for Capacitance Induced Crosstalk Delay Faults
    Sinha, Arani
    Gupta, Sandeep K.
    Breuer, Melvin A.
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 89 - +
  • [4] Test method for crosstalk-induced delay faults in digital circuits
    Pan Zhongliang
    Chen Ling
    ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 434 - 437
  • [5] Test Pattern Generation and Compaction for Crosstalk Induced Glitches and Delay Faults
    Hasan, Shehzad
    Palit, Ajoy K.
    Anheier, Walter
    23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 345 - 350
  • [6] Test pattern generator for delay faults
    Rudnicki, T.
    Hlawiczka, A.
    PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 255 - +
  • [7] A test generator for segment delay faults
    Heragu, K
    Patel, JH
    Agrawal, VD
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 484 - 491
  • [8] Robust test generation for precise crosstalk-induced path delay faults
    Li, Huawei
    Shen, Peifu
    Li, Xiaowei
    24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 300 - +
  • [9] Non-robust test generation for crosstalk-induced delay faults
    Shen, PF
    Li, HW
    Xu, YJ
    Li, XW
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 120 - 123
  • [10] Fault Diagnosis of Crosstalk Induced Glitches and Delay Faults
    Hasan, Shehzad
    Palit, Ajoy K.
    Anheier, Walter
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 358 - 363