Physics-based compact model of transient leakage current caused by parasitic bipolar junction transistor in gate-all-around MOSFETs Foreword

被引:0
|
作者
Yi, Boram [1 ]
Park, Yeong-Hun [1 ]
Yang, Ji-Woon [1 ]
机构
[1] Korea Univ, Dept Elect & Informat Engn, Sejong 30019, South Korea
关键词
Compact model; Transient leakage current; GAA MOSFETs; Parasitic BJT; SOI;
D O I
10.1016/j.sse.2019.107739
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, transient leakage current caused by a parasitic bipolar junction transistor (BJT) in nanowire-type gate-all-around metal-oxide-semiconductor field-effect transistors is physically modeled for circuit design. The model considers the majority carrier concentration in the body, which is modulated by the gate-to-body bias. The parasitic BJT gain is dependent on the majority carrier concentration, which exceeds the body doping concentration in transient conditions. Three-dimensional technology computer-aided design simulation is performed to verify the model. The model accurately predicts the transient leakage current according to various structural parameters.
引用
收藏
页数:5
相关论文
共 46 条
  • [41] General neural network-based static performance prediction model construction techniques for gate-all-around and planar field effect transistor
    Chen, Jing
    Wu, Jiahao
    Du, Wei
    Yao, Qing
    Yang, Kemeng
    Zhang, Jun
    Yao, Jiafei
    Guo, Yufeng
    MICROELECTRONICS JOURNAL, 2024, 154
  • [42] MOS3: A New Physics-Based Explicit Compact Model for Lightly Doped Short-Channel Triple-Gate SOI MOSFETs
    Kloes, Alexander
    Schwarz, Mike
    Holtij, Thomas
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (02) : 349 - 358
  • [43] A Compact Model-Based Threshold Voltage Distribution Simulation of 3D Gate-All-Around (GAA) NAND Flash Memories
    Yoo, Jinil
    Shin, Hyungcheol
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 100 - 102
  • [44] A Charge-Based Analytical Model for Gate All Around Junction-Less Field Effect Transistor Including Interface Traps
    Raut, Pratikhya
    Nanda, Umakanta
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (05)
  • [45] Physics based analytical model for surface potential and subthreshold current of cylindrical Schottky Barrier gate all around MOSFET with high-k gate stack
    Kumar, Manoj
    Haldar, Subhasis
    Gupta, Mridula
    Gupta, R. S.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 90 : 215 - 226
  • [46] Physics-Based Compact Model of Current Stress-Induced Threshold Voltage Shift in Top-Gate Self-Aligned Amorphous InGaZnO Thin-Film Transistors
    Yang, Tae Jun
    Park, Jingyu
    Choi, Sungju
    Kim, Changwook
    Han, Moonsup
    Bae, Jong-Ho
    Choi, Sung-Jin
    Kim, Dong Myong
    Shin, Hong Jae
    Jeong, Yun Sik
    Bae, Jong Uk
    Oh, Chang Ho
    Park, Dong-Wook
    Kim, Dae Hwan
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (10) : 1685 - 1688