Physics-based compact model of transient leakage current caused by parasitic bipolar junction transistor in gate-all-around MOSFETs Foreword

被引:0
|
作者
Yi, Boram [1 ]
Park, Yeong-Hun [1 ]
Yang, Ji-Woon [1 ]
机构
[1] Korea Univ, Dept Elect & Informat Engn, Sejong 30019, South Korea
关键词
Compact model; Transient leakage current; GAA MOSFETs; Parasitic BJT; SOI;
D O I
10.1016/j.sse.2019.107739
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, transient leakage current caused by a parasitic bipolar junction transistor (BJT) in nanowire-type gate-all-around metal-oxide-semiconductor field-effect transistors is physically modeled for circuit design. The model considers the majority carrier concentration in the body, which is modulated by the gate-to-body bias. The parasitic BJT gain is dependent on the majority carrier concentration, which exceeds the body doping concentration in transient conditions. Three-dimensional technology computer-aided design simulation is performed to verify the model. The model accurately predicts the transient leakage current according to various structural parameters.
引用
收藏
页数:5
相关论文
共 46 条
  • [21] Subcircuit Compact Model for Dopant-Segregated Schottky Gate-All-Around Si-Nanowire MOSFETs
    Zhu, Guojun
    Zhou, Xing
    Chin, Yoke-King
    Pey, Kin Leong
    Zhang, Junbin
    See, Guan Huei
    Lin, Shihuan
    Yan, Yafei
    Chen, Zuhui
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (04) : 772 - 781
  • [22] A Physics-Based Compact Thermal Model for Multi-Gate Field Effect Transistor Structures
    Smith, Jeffrey A.
    Jia, Wangkun
    Cheng, Ming-C.
    2014 IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2014, : 18 - 24
  • [23] Gate Underlap Design for Short Channel Effects Control in Cylindrical Gate-all-around MOSFETs based on an Analytical Model
    Zhang, Lining
    Wang, Shaodi
    Ma, Chenyue
    He, Jin
    Xu, Chunkai
    Ma, Yutao
    Ye, Yun
    Liang, Hailang
    Chen, Qin
    Chan, Mansun
    IETE TECHNICAL REVIEW, 2012, 29 (01) : 29 - 35
  • [24] Physics based model for potential distribution and threshold voltage of gate-all-around tunnel field effect transistor (GAA-TFET)
    Usha, C.
    Vimala, P.
    Ramakrishnan, V. N.
    MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 4052 - 4057
  • [25] Analytical Current-Voltage Model for Gate-All-Around Transistor with Poly-Crystalline Silicon Channel
    Seon, Yoongeun
    Kim, Jongmin
    Kim, Soowon
    Jeon, Jongwook
    ELECTRONICS, 2019, 8 (09)
  • [26] Compact Modeling of Drain Current, Charges, and Capacitances in Long-Channel Gate-All-Around Negative Capacitance MFIS Transistor
    Gaidhane, Amol D.
    Pahwa, Girish
    Verma, Amit
    Chauhan, Yogesh Singh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (05) : 2024 - 2032
  • [27] A computationally efficient physics-based compact bipolar transistor model for circuit design -: Part I:: Model formulation
    Schroter, M
    Lehmann, S
    Frégonèse, S
    Zimmer, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (02) : 279 - 286
  • [28] A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part I: DC Characteristics
    Lime, Francois
    Moldovan, Oana
    Iniguez, Benjamin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3036 - 3041
  • [29] A Simplified Surface Potential Based Current Model for Gate-All-Around Carbon Nanotube Field Effect Transistor (GAA-CNFET)
    Dixit, Ankita
    Gupta, Navneet
    INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2021, 14 (02): : 159 - 168
  • [30] Surface-Potential-Based Drain Current Model of Gate-All-Around Tunneling FETs
    Chen, Zhanhang
    Shan, Haoliang
    Ding, Ziyi
    Wu, Xia
    Cen, Xiaolin
    Ma, Xiaoyu
    Deng, Wanling
    Huang, Junkai
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 948 - 955