Physics-based compact model of transient leakage current caused by parasitic bipolar junction transistor in gate-all-around MOSFETs Foreword

被引:0
|
作者
Yi, Boram [1 ]
Park, Yeong-Hun [1 ]
Yang, Ji-Woon [1 ]
机构
[1] Korea Univ, Dept Elect & Informat Engn, Sejong 30019, South Korea
关键词
Compact model; Transient leakage current; GAA MOSFETs; Parasitic BJT; SOI;
D O I
10.1016/j.sse.2019.107739
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, transient leakage current caused by a parasitic bipolar junction transistor (BJT) in nanowire-type gate-all-around metal-oxide-semiconductor field-effect transistors is physically modeled for circuit design. The model considers the majority carrier concentration in the body, which is modulated by the gate-to-body bias. The parasitic BJT gain is dependent on the majority carrier concentration, which exceeds the body doping concentration in transient conditions. Three-dimensional technology computer-aided design simulation is performed to verify the model. The model accurately predicts the transient leakage current according to various structural parameters.
引用
收藏
页数:5
相关论文
共 46 条
  • [31] An advanced physics-based sub-circuit model of a punch-trough insulated gate bipolar transistor
    Jankovic, Nebojsa
    Zhou, Zhongfu
    Batcup, Steve
    Igic, Petar
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2009, 96 (07) : 767 - 779
  • [32] Transistor Compact Model Based on Multigradient Neural Network and Its Application in SPICE Circuit Simulations for Gate-All-Around Si Cold Source FETs
    Yang, Qihang
    Qi, Guodong
    Gan, Weizhuo
    Wu, Zhenhua
    Yin, Huaxiang
    Chen, Tao
    Hu, Guangxi
    Wan, Jing
    Yu, Shaofeng
    Lu, Ye
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (09) : 4181 - 4188
  • [33] Predictive Physics Based Simulation of Nano Scale Gate-all-around Field Effect Transistor under the Influence of High-k Gate Dielectrics
    Moezi, Negin
    Karbalaei, Mohammad
    JOURNAL OF NANOSTRUCTURES, 2020, 10 (04) : 736 - 743
  • [34] A PHYSICS-BASED, ANALYTICAL HETEROJUNCTION BIPOLAR-TRANSISTOR MODEL INCLUDING THERMAL AND HIGH-CURRENT EFFECTS
    LIOU, JJ
    LIOU, LL
    HUANG, CI
    BAYRAKTAROGLU, B
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (09) : 1570 - 1577
  • [35] A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part II: Total Charges and Intrinsic Capacitance Characteristics
    Moldovan, Oana
    Lime, Francois
    Iniguez, Benjamin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3042 - 3046
  • [36] A computationally efficient physics-based compact bipolar transistor model for circuit design -: Part II:: Parameter extraction and experimental results
    Frégonèse, S
    Lehmann, S
    Zimmer, T
    Schroter, M
    Céli, D
    Ardouin, B
    Beckrich, H
    Brenner, P
    Kraus, W
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (02) : 287 - 295
  • [37] One-Transistor Dynamic Random-Access Memory Based on Gate-All-Around Junction-Less Field-Effect Transistor with a Si/SiGe Heterostructure
    Yoon, Young Jun
    Lee, Jae Sang
    Kim, Dong-Seok
    Lee, Sang Ho
    Kang, In Man
    ELECTRONICS, 2020, 9 (12) : 1 - 12
  • [38] A Compact Analytical Model for the Drain Current of Gate-All-Around Nanowire Tunnel FET Accurate From Sub-Threshold to ON-State
    Vishnoi, Rajat
    Kumar, Mamidala Jagadesh
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2015, 14 (02) : 358 - 362
  • [39] A Threshold Voltage Model of Silicon-Nanotube-Based Ultrathin Double Gate-All-Around (DGAA) MOSFETs Incorporating Quantum Confinement Effects
    Kumar, Arun
    Bhushan, Shiv
    Tiwari, Pramod Kumar
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (05) : 868 - 875
  • [40] Model Auto Extraction for Gate-All-Around Silicon Nanowire MOSFETs Using A Decomposition-Based Many-Objective Evolutionary Algorithm
    Yang, Ya-Shu
    Li, Yiming
    PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 139 - 144