Efficient optimization by modifying the objective function: Applications to timing-driven VLSI layout

被引:1
|
作者
Baldick, R [1 ]
Kahng, AB
Kennings, A
Markov, IL
机构
[1] Univ Texas, Dept Comp Sci, Austin, TX 78712 USA
[2] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
[3] Cypress Semicond Inc, San Jose, CA 95134 USA
[4] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
关键词
analytical; approximation; convex; delay; half perimeter; large scale; linear; nonlinear; timing driven; VLSI placement; wirelength;
D O I
10.1109/81.940185
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
When minimizing a given objective function is challenging because of, for example, combinatorial complexity or points of nondifferentiability, one can apply more efficient and easier-to-implement algorithms to modified versions of the function. In the ideal case, one can employ known algorithms for the modified function that have a thorough theoretical and empirical record and for which public implementations are available. The main requirement here is that minimizers of the objective function not change much through the modification, i.e., the modification must have a bounded effect on the quality of the solution. Review of classic and recent placement algorithms suggests a dichotomy between approaches that either: (a) heuristically minimize a potentially irrelevant objective function (e.g., VLSI placement with quadratic wirelength) motivated by the simplicity and speed of a standard minimization algorithm; or (b) devise elaborate problem-specific minimization heuristics for more relevant objective functions (e.g., VLSI placement with linear wirelength). Smoothness and convexity of the objective functions typically enable efficient minimization. If either characteristic is not present in the objective function, one can modify and/or restrict the objective to special values of parameters to provide the missing properties. After the minimizers of the modified function are found, they can be further improved with respect to the original function by fast local search using only function evaluations. Thus, it is the modification step that deserves most attention. In this paper, we approximate convex nonsmooth continuous functions by convex differentiable functions which are parameterized by a scalar beta > 0 and have convenient limit behavior as beta --> 0. This allows the use of Newton-type algorithms for minimization and, for standard numerical methods, translates into a tradeoff between solution quality and speed. We prove that our methods apply to arbitrary multivariate convex piecewise-linear functions that are widely used in synthesis and analysis of electrical networks [19], [27]. The utility of our approximations is particularly demonstrated for wirelength and nonlinear delay estimations used by analytical placers for VLSI layout, where they lead to more "solvable" problems than those resulting from earlier comparable approaches [29]. For a particular delay estimate, we show that, while convexity is not straightforward to prove, it holds for a certain range of parameters, which, luckily, are representative of "real-world" technologies.
引用
收藏
页码:947 / 956
页数:10
相关论文
共 50 条
  • [21] Timing-driven partitioning and timing optimization of mixed static-domino implementations
    Zhao, M
    Sapatnekar, SS
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (11) : 1322 - 1336
  • [22] An efficient hierarchical timing-driven Steiner tree algorithm for global routing
    Xu, JY
    Hong, XL
    Jing, T
    Cai, Y
    Gu, J
    INTEGRATION-THE VLSI JOURNAL, 2003, 35 (02) : 69 - 84
  • [23] An efficient hierarchical timing-driven steiner tree algorithm for global routing
    Xu, JY
    Hong, XL
    Jing, T
    Cai, Y
    Gu, J
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 473 - 478
  • [24] Towards Timing-Driven Routing: An Efficient Learning Based Geometric Approach
    Yang, Liying
    Sun, Guowei
    Ding, Hu
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [25] Timing-Driven Cell Placement Optimization for Early Slack Histogram Compression
    Huang, Chau-Chin
    Liu, Yen-Chun
    Lu, Yu-Sheng
    Kuo, Yun-Chih
    Chang, Yao-Wen
    Kuo, Sy-Yen
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [26] A new layout-driven timing model for incremental layout optimization
    Liu, FJ
    Lillis, J
    Cheng, CK
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 127 - 131
  • [27] Multi-Armed Bandits for Autonomous Timing-driven Design Optimization
    Stefanidis, Apostolos
    Mangiras, Dimitrios
    Nicopoulos, Chrysostomos
    Dimitrakopoulos, Giorgos
    2019 IEEE 29TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS 2019), 2019, : 17 - 22
  • [28] RUMBLE: An Incremental Timing-Driven Physical-Synthesis Optimization Algorithm
    Papa, David A.
    Luo, Tao
    Moffitt, Michael D.
    Sze, C. N.
    Li, Zhuo
    Nam, Gi-Joon
    Alpert, Charles J.
    Markov, Igor L.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (12) : 2156 - 2168
  • [29] RUMBLE: An Incremental, Timing-driven, Physical-synthesis Optimization Algorithm
    Papa, David A.
    Luo, Tao
    Moffitt, Michael D.
    Sze, C. N.
    Li, Zhuo
    Nam, Gi-Joon
    Alpert, Charles J.
    Markov, Igor L.
    ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2008, : 2 - +
  • [30] Fast Predictive Useful Skew Methodology for Timing-Driven Placement Optimization
    Kim, Seungwon
    Do, SangGi
    Kang, Seokhyeong
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,