Efficient optimization by modifying the objective function: Applications to timing-driven VLSI layout

被引:1
|
作者
Baldick, R [1 ]
Kahng, AB
Kennings, A
Markov, IL
机构
[1] Univ Texas, Dept Comp Sci, Austin, TX 78712 USA
[2] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
[3] Cypress Semicond Inc, San Jose, CA 95134 USA
[4] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
关键词
analytical; approximation; convex; delay; half perimeter; large scale; linear; nonlinear; timing driven; VLSI placement; wirelength;
D O I
10.1109/81.940185
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
When minimizing a given objective function is challenging because of, for example, combinatorial complexity or points of nondifferentiability, one can apply more efficient and easier-to-implement algorithms to modified versions of the function. In the ideal case, one can employ known algorithms for the modified function that have a thorough theoretical and empirical record and for which public implementations are available. The main requirement here is that minimizers of the objective function not change much through the modification, i.e., the modification must have a bounded effect on the quality of the solution. Review of classic and recent placement algorithms suggests a dichotomy between approaches that either: (a) heuristically minimize a potentially irrelevant objective function (e.g., VLSI placement with quadratic wirelength) motivated by the simplicity and speed of a standard minimization algorithm; or (b) devise elaborate problem-specific minimization heuristics for more relevant objective functions (e.g., VLSI placement with linear wirelength). Smoothness and convexity of the objective functions typically enable efficient minimization. If either characteristic is not present in the objective function, one can modify and/or restrict the objective to special values of parameters to provide the missing properties. After the minimizers of the modified function are found, they can be further improved with respect to the original function by fast local search using only function evaluations. Thus, it is the modification step that deserves most attention. In this paper, we approximate convex nonsmooth continuous functions by convex differentiable functions which are parameterized by a scalar beta > 0 and have convenient limit behavior as beta --> 0. This allows the use of Newton-type algorithms for minimization and, for standard numerical methods, translates into a tradeoff between solution quality and speed. We prove that our methods apply to arbitrary multivariate convex piecewise-linear functions that are widely used in synthesis and analysis of electrical networks [19], [27]. The utility of our approximations is particularly demonstrated for wirelength and nonlinear delay estimations used by analytical placers for VLSI layout, where they lead to more "solvable" problems than those resulting from earlier comparable approaches [29]. For a particular delay estimate, we show that, while convexity is not straightforward to prove, it holds for a certain range of parameters, which, luckily, are representative of "real-world" technologies.
引用
收藏
页码:947 / 956
页数:10
相关论文
共 50 条
  • [31] A timing-driven global routing algorithm considering channel density minimization for standard cell layout
    Suzuki, T
    Koide, T
    Wakabayashi, S
    Yoshida, N
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 424 - 427
  • [32] Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering
    Mangiras, Dimitrios
    Stefanidis, Apostolos
    Seitanidis, Ioannis
    Nicopoulos, Chrysostomos
    Dimitrakopoulos, Giorgos
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2835 - 2848
  • [33] A timing-driven global routing algorithm with pin assignment, block reshaping, and positioning for building block layout
    Koide, T
    Wakabayashi, S
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 577 - 583
  • [34] A timing-driven global routing algorithm with pin assignment, block reshaping, and positioning for building block layout
    Koide, T
    Wakabayashi, S
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (12): : 2476 - 2484
  • [35] Timing-driven global routing algorithm with pin assignment, block reshaping, and positioning for building block layout
    Koide, Tetsushi
    Wakabayashi, Shin'ichi
    Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, 1998, : 577 - 583
  • [36] A PSO-based timing-driven Octilinear Steiner tree algorithm for VLSI routing considering bend reduction
    Liu, Genggeng
    Guo, Wenzhong
    Niu, Yuzhen
    Chen, Guolong
    Huang, Xing
    SOFT COMPUTING, 2015, 19 (05) : 1153 - 1169
  • [37] A PSO-based timing-driven Octilinear Steiner tree algorithm for VLSI routing considering bend reduction
    Genggeng Liu
    Wenzhong Guo
    Yuzhen Niu
    Guolong Chen
    Xing Huang
    Soft Computing, 2015, 19 : 1153 - 1169
  • [38] Layout-driven timing optimization by Generalized De Morgan transform
    Chakraborty, S
    Murgai, R
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 647 - 654
  • [39] Timing-Driven X-architecture Steiner Minimum Tree Construction Based on Social Learning Multi-Objective Particle Swarm Optimization
    Chen, Xiaohua
    Zhou, Ruping
    Liu, Genggeng
    Chen, Zhen
    Guo, Wenzhong
    WEB CONFERENCE 2021: COMPANION OF THE WORLD WIDE WEB CONFERENCE (WWW 2021), 2021, : 77 - 84
  • [40] Post-layout timing-driven cell placement using an accurate net length model with movable Steiner points
    Ajami, AH
    Pedram, M
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 595 - 600