An efficient hierarchical timing-driven steiner tree algorithm for global routing

被引:1
|
作者
Xu, JY [1 ]
Hong, XL [1 ]
Jing, T [1 ]
Cai, Y [1 ]
Gu, J [1 ]
机构
[1] Tsing Hua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
关键词
D O I
10.1109/ASPDAC.2002.994965
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a hierarchical timing-driven Steiner tree algorithm for global routing which considers the minimization of timing, delay during the tree construction as the goal. The algorithm uses heuristic approach to decompose the problem of minimum delay Steiner free into hierarchy and to construct the sub-trees respectively based on dynamic programming technique. Taking the net topology into consideration, we build the final routing tree by reconnecting, the sub-trees at each level recursively and then improve the connection with the objective of minimizing the delay from source to sink pins on the critical path. Meanwhile, some efficient strategies have been proposed to speed up the solving process. Experimental results are given to demonstrate the efficiency of the algorithm.
引用
收藏
页码:473 / 478
页数:4
相关论文
共 50 条
  • [1] An efficient hierarchical timing-driven Steiner tree algorithm for global routing
    Xu, JY
    Hong, XL
    Jing, T
    Cai, Y
    Gu, J
    INTEGRATION-THE VLSI JOURNAL, 2003, 35 (02) : 69 - 84
  • [2] An algorithm of timing-driven float pin Steiner tree construction
    Huang, L
    Chen, LQ
    Zhao, WQ
    Tang, PS
    FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2, 1997, : 586 - 589
  • [3] Timing-driven global routing with efficient buffer insertion
    Xu, JY
    Hong, XL
    Jing, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (11) : 3188 - 3195
  • [4] Timing-driven global routing with efficient buffer insertion
    Xu, JY
    Hong, XL
    Jing, T
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2449 - 2452
  • [5] A parallel algorithm for timing-driven global routing for standard cells
    Xing, ZY
    Banerjee, P
    1998 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING - PROCEEDINGS, 1998, : 54 - 61
  • [6] A PSO-based timing-driven Octilinear Steiner tree algorithm for VLSI routing considering bend reduction
    Liu, Genggeng
    Guo, Wenzhong
    Niu, Yuzhen
    Chen, Guolong
    Huang, Xing
    SOFT COMPUTING, 2015, 19 (05) : 1153 - 1169
  • [7] A PSO-based timing-driven Octilinear Steiner tree algorithm for VLSI routing considering bend reduction
    Genggeng Liu
    Wenzhong Guo
    Yuzhen Niu
    Guolong Chen
    Xing Huang
    Soft Computing, 2015, 19 : 1153 - 1169
  • [8] Timing-driven Steiner tree construction among the obstacles
    Huang, Hsin-Hsiung
    Chang, Shu-Ping
    Lin, Yu-Cheng
    Hsieh, Rai-Mng
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 536 - +
  • [9] Timing-Driven Steiner Tree Construction on Uniform λ-Geometry
    Samanta, Radhamanjari
    Erzin, Adil
    Raha, Soumyendu
    18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
  • [10] On a new timing-driven routing tree problem
    Chang, YW
    Wong, DF
    Zhu, K
    Wong, CK
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 420 - 423