共 50 条
- [31] A timing-driven global routing algorithm with pin assignment, block reshaping, and positioning for building block layout PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 577 - 583
- [33] A timing-driven global routing algorithm with pin assignment, block reshaping, and positioning for building block layout IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (12): : 2476 - 2484
- [34] A novel timing-driven global routing algorithm considering coupling effects for high performance circuit design ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 847 - 850
- [35] An Architecture and Timing-Driven Routing Algorithm for Area-Efficient FPGAs with Time-Multiplexed Interconnects 2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 614 - 617
- [36] Timing-driven global routing algorithm with pin assignment, block reshaping, and positioning for building block layout Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, 1998, : 577 - 583
- [37] Top-down-based timing-driven Steiner tree construction with wire sizing and buffer insertion TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 515 - 518
- [38] Routing-aware Incremental Timing-driven Placement 2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 290 - 295
- [40] A fast timing-driven routing algorithm for FPGA High Fan-out Net Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2011, 33 (06): : 61 - 65