An efficient hierarchical timing-driven steiner tree algorithm for global routing

被引:1
|
作者
Xu, JY [1 ]
Hong, XL [1 ]
Jing, T [1 ]
Cai, Y [1 ]
Gu, J [1 ]
机构
[1] Tsing Hua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
关键词
D O I
10.1109/ASPDAC.2002.994965
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a hierarchical timing-driven Steiner tree algorithm for global routing which considers the minimization of timing, delay during the tree construction as the goal. The algorithm uses heuristic approach to decompose the problem of minimum delay Steiner free into hierarchy and to construct the sub-trees respectively based on dynamic programming technique. Taking the net topology into consideration, we build the final routing tree by reconnecting, the sub-trees at each level recursively and then improve the connection with the objective of minimizing the delay from source to sink pins on the critical path. Meanwhile, some efficient strategies have been proposed to speed up the solving process. Experimental results are given to demonstrate the efficiency of the algorithm.
引用
收藏
页码:473 / 478
页数:4
相关论文
共 50 条
  • [21] Timing-driven Steiner trees are (practically) free
    Alpert, Charles J.
    Kahng, Andrew B.
    Sze, C. N.
    Wang, Qinke
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 389 - +
  • [22] Timing-driven octilinear steiner tree construction based on steiner-point reassignment and path reconstruction
    Yan, Jin-Tai
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (02)
  • [23] Timing-Driven Obstacle-Avoiding X-Architecture Steiner Minimum Tree Algorithm With Slack Constraints
    Zhu, Yuhan
    Liu, Genggeng
    Lu, Ren
    Huang, Xing
    Gan, Min
    Guo, Wenzhong
    IEEE TRANSACTIONS ON SYSTEMS MAN CYBERNETICS-SYSTEMS, 2024, 54 (05): : 2927 - 2940
  • [24] A timing-driven global routing algorithm considering channel density minimization for standard cell layout
    Suzuki, T
    Koide, T
    Wakabayashi, S
    Yoshida, N
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 424 - 427
  • [25] A coupling and crosstalk considered timing-driven global routing algorithm for high performance circuit design
    Xu, JY
    Hong, XL
    Tong, J
    Ling, Z
    Jun, G
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 677 - 682
  • [26] Timing-driven Steiner tree construction with wire sizing, buffer insertion and obstacle avoidance
    Yan, Jin-Tai
    Huang, Shi-Qin
    Chen, Zhi-Wei
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 717 - +
  • [27] Large-Scale Timing-Driven Rectilinear Steiner Tree Construction in Presence of Obstacles
    Huang, Hsin-Hsiung
    Chiu, Tung-Fu
    Lin, Yu-Cheng
    Hsieh, Tsai-Ming
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 908 - +
  • [28] Towards Timing-Driven Routing: An Efficient Learning Based Geometric Approach
    Yang, Liying
    Sun, Guowei
    Ding, Hu
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [29] Timing-driven global routing for standard-cell VLSI design
    Youssef, H
    Sait, SM
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1999, 14 (03): : 175 - 185
  • [30] An Area-Efficient Timing-Driven Routing Algorithm for Scalable FPGAs with Time-Multiplexed Interconnects
    Liu, Hanyu
    Chen, Xiaolei
    Ha, Yajun
    PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 275 - 276