共 50 条
- [41] Parametric design and solder joint reliability analysis of a fine pitch Cu post type wafer level package (WLP) PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 158 - 162
- [42] Electrical Analysis and Solder Joint Quality of PCB Land-pad Design for QFP E-pad package 2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 555 - 558
- [43] Optimization Design Method of Array Solder Joint Layout Based on Stress Mean Square Deviation 2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
- [45] Double layers wafer level chip scale package (DL-WLCSP) solder joint shape prediction, reliability and parametric study ITHERM 2004, VOL 2, 2004, : 310 - 316
- [46] Thermal fatigue life time prediction of Sn-3.5 Ag lead-free solder joint for chip scale package Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (09): : 1695 - 1700
- [47] Solder joint shape and standoff height prediction and integration with FEA-based methodology for reliability evaluation 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1739 - 1744
- [48] Simulation-based design optimization of solder joint reliability of wafer level copper column interconnects PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 444 - 450