Evaluation and optimization of package processing and design through solder joint profile prediction

被引:19
|
作者
Yeung, BH [1 ]
Lee, TYT [1 ]
机构
[1] Motorola Inc, Semicond Prod Sect, Tempe, AZ 85284 USA
关键词
flip-chip; shape prediction; shape validation; solder design; solder joints; wafer level;
D O I
10.1109/TEPM.2003.812998
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Solder joints are generated using a variety of methods to provide both mechanical and electrical connection for, applications such as flip-chip, wafer level packaging, fine pitch, ball-grid array, and chip scale packages. Solder joint shape prediction has been incorporated as a key tool to aid in process development, wafer level and package level design and development, assembly, and reliability enhancement. This work demonstrates the application of an analytical model and the Surface Evolver software in analyzing a variety of solder processing methods and package types. Bump and joint shape prediction was conducted for the design of wafer level bumping, flip-chip assembly, and wafer level packaging. The results from the prediction methodologies are validated with experimentally measured geometries at each level of design.
引用
收藏
页码:68 / 74
页数:7
相关论文
共 50 条
  • [21] Evaluation of solder joint reliability in flip chip package under thermal shock test
    Kim, DG
    Kim, JW
    Jung, SB
    THIN SOLID FILMS, 2006, 504 (1-2) : 426 - 430
  • [22] Prediction of Electromigration Induced Voids and Time to Failure for Solder Joint of a Wafer Level Chip Scale Package
    Liu, Yong
    Zhang, Yuanxing
    Liang, Lihua
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (03): : 544 - 552
  • [23] Analysis and prediction of vibration-induced solder joint failure for a ceramic column grid array package
    Perkins, Andy
    Sitaraman, Suresh K.
    JOURNAL OF ELECTRONIC PACKAGING, 2008, 130 (01) : 0110121 - 01101211
  • [24] Solder Joint Reliability Enhancement through Surface Mounting Solder Joint Reflow Optimization in Enterprise Grade Solid State Drives (SSDs)
    Moideen, Mohammad Zainudeen
    Chong Leong, Gan
    2016 IEEE 37TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY (IEMT) & 18TH ELECTRONICS MATERIALS AND PACKAGING (EMAP) CONFERENCE, 2016,
  • [25] Solder Joint Reliability Enhancement through Surface Mounting Solder Joint Reflow Optimization in Enterprise Grade Solid State Drives (SSDs)
    Moideen, Mohammad Zainudeen
    Leong, Chong Gan
    2016 IEEE 37TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY (IEMT) & 18TH ELECTRONICS MATERIALS AND PACKAGING (EMAP) CONFERENCE, 2016,
  • [26] XSCAN: Explainable solder joint defect probability prediction through solder paste printing status with imbalanced data
    Cao, Nieqing
    Farrag, Abdelrahman
    Won, Daehan
    Yoon, Sang Won
    JOURNAL OF MANUFACTURING SYSTEMS, 2024, 77 : 212 - 227
  • [27] Effect of filling level and fillet profile on pin-through-hole solder joint
    M. H. H. Ishak
    M. S. Abdul Aziz
    Farzad Ismail
    C. Y. Khor
    M. Z. Abdullah
    Aizat Abas
    The International Journal of Advanced Manufacturing Technology, 2019, 102 : 1467 - 1485
  • [28] Effect of filling level and fillet profile on pin-through-hole solder joint
    Ishak, M. H. H.
    Aziz, M. S. Abdul
    Ismail, Farzad
    Khor, C. Y.
    Abdullah, M. Z.
    Abas, Aizat
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2019, 102 (5-8): : 1467 - 1485
  • [29] Enhancements in 175 FBGA board-level solder joint reliability through package construction modifications
    Newman, K
    Freda, M
    Ito, H
    Yama, N
    Nakanishi, E
    PAN PACIFIC MICROELECTRONICS SYMPOSIUM, 2001, PROCEEDINGS, 2001, : 359 - 375
  • [30] Design, fabrication and comparison of lead-free/eutectic solder joint reliability of flip chip package
    Peng, CT
    Chiang, KN
    Ku, T
    Chang, K
    THERMAL AND MECHANICAL SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS, 2004, : 149 - 156