共 50 条
- [22] Prediction of Electromigration Induced Voids and Time to Failure for Solder Joint of a Wafer Level Chip Scale Package IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (03): : 544 - 552
- [24] Solder Joint Reliability Enhancement through Surface Mounting Solder Joint Reflow Optimization in Enterprise Grade Solid State Drives (SSDs) 2016 IEEE 37TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY (IEMT) & 18TH ELECTRONICS MATERIALS AND PACKAGING (EMAP) CONFERENCE, 2016,
- [25] Solder Joint Reliability Enhancement through Surface Mounting Solder Joint Reflow Optimization in Enterprise Grade Solid State Drives (SSDs) 2016 IEEE 37TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY (IEMT) & 18TH ELECTRONICS MATERIALS AND PACKAGING (EMAP) CONFERENCE, 2016,
- [27] Effect of filling level and fillet profile on pin-through-hole solder joint The International Journal of Advanced Manufacturing Technology, 2019, 102 : 1467 - 1485
- [28] Effect of filling level and fillet profile on pin-through-hole solder joint INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2019, 102 (5-8): : 1467 - 1485
- [29] Enhancements in 175 FBGA board-level solder joint reliability through package construction modifications PAN PACIFIC MICROELECTRONICS SYMPOSIUM, 2001, PROCEEDINGS, 2001, : 359 - 375
- [30] Design, fabrication and comparison of lead-free/eutectic solder joint reliability of flip chip package THERMAL AND MECHANICAL SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS, 2004, : 149 - 156