Through-Silicon Vias: Drivers, Performance, and Innovations

被引：37

作者：

Thadesar, Paragkumar A. ^{[1
]}

Gu, Xiaoxiong ^{[2
]}

Alapati, Ramakanth ^{[3
]}

Bakir, Muhannad S. ^{[1
]}

机构：

[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

[2] IBM Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

[3] GLOBALFOUNDRIES, Santa Clara, CA 95054 USA

来源：

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2016年 / 6卷 / 07期

关键词：

Loss; low power; photodefinition; polymer stress; through-silicon vias (TSVs); X-RAY MICRODIFFRACTION; END-POINT DETECTION; AIR-GAP; INTERPOSER; DESIGN; FABRICATION; RELIABILITY; TECHNOLOGY; STRESSES; MODEL;

D O I：

10.1109/TCPMT.2016.2524691

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

To address the abating performance improvements from device scaling, innovative 2.5-D and 3-D integrated circuits with vertical interconnects called through-silicon vias (TSVs) have been widely explored. This paper reviews TSVs with focus on the following: 1) key drivers for TSV-based integration; 2) TSV fabrication techniques; 3) TSV electrical and thermomechanical performance fundamentals and characterization techniques; and 4) novel technologies to attain enhanced performance beyond the state-of-the-art TSVs.

引用

页码：1009 / 1019

页数：11

共 50 条

[41] Improving Performance and Fabrication Metrics of Three-Dimensional ICs by Multiplexing Through-Silicon Vias
Said, Mostafa
Mehdipour, Farhad
El-Sayed, Mohamed
16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 925 - 932
[42] Performance Comparison and Analysis by Electrical Measurement for Through-silicon vias (TSV) in Wafer Level Package
Hsieh, Yu-Chang
Chen, Chung-Hao
Lee, Pao-Nan
Wang, Chen-Chao
2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
[43] Compact AC Modeling and Performance Analysis of Through-Silicon Vias in 3-D ICs
Xu, Chuan
Li, Hong
Suaya, Roberto
Banerjee, Kaustav
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (12) : 3405 - 3417
[44] Characterization of through-silicon vias using laser terahertz emission microscopy
Kristof J. P. Jacobs
Hironaru Murakami
Fumikazu Murakami
Kazunori Serita
Eric Beyne
Masayoshi Tonouchi
Nature Electronics, 2021, 4 : 202 - 207
[45] Heating Rate Dependence of the Mechanisms of Copper Pumping in Through-Silicon Vias
Yang, Hanry
Lee, Tae-Kyu
Meinshausen, Lutz
Dutta, Indranath
JOURNAL OF ELECTRONIC MATERIALS, 2019, 48 (01) : 159 - 169
[46] Thermal and Electrical Properties of BCB-Liner Through-Silicon Vias
Huang, Cui
Pan, Liyang
Liu, Ran
Wang, Zheyao
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (12): : 1936 - 1946
[47] Dynamic Self-Repair Architectures for Defective Through-silicon Vias
Yang, Joon-Sung
Han, Tae Hee
Kobla, Darshan
Ju, Edward L.
ETRI JOURNAL, 2014, 36 (02) : 301 - 308
[48] Chip Warpage Induced by Tapered Through-Silicon Vias: A Numerical Analysis
Dou, J.
Shen, Y-L.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (04) : 629 - 632
[49] Solid-state qubits integrated with superconducting through-silicon vias
D. R. W. Yost
M. E. Schwartz
J. Mallek
D. Rosenberg
C. Stull
J. L. Yoder
G. Calusine
M. Cook
R. Das
A. L. Day
E. B. Golden
D. K. Kim
A. Melville
B. M. Niedzielski
W. Woods
A. J. Kerman
W. D. Oliver
npj Quantum Information, 6
[50] Testing 3D Chips Containing Through-Silicon Vias
Marinissen, Erik Jan
Zorian, Yervant
ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 569 - +

← 1 2 3 4 5 →