Through-Silicon Vias: Drivers, Performance, and Innovations

被引：37

作者：

Thadesar, Paragkumar A. ^{[1
]}

Gu, Xiaoxiong ^{[2
]}

Alapati, Ramakanth ^{[3
]}

Bakir, Muhannad S. ^{[1
]}

机构：

[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

[2] IBM Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

[3] GLOBALFOUNDRIES, Santa Clara, CA 95054 USA

来源：

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2016年 / 6卷 / 07期

关键词：

Loss; low power; photodefinition; polymer stress; through-silicon vias (TSVs); X-RAY MICRODIFFRACTION; END-POINT DETECTION; AIR-GAP; INTERPOSER; DESIGN; FABRICATION; RELIABILITY; TECHNOLOGY; STRESSES; MODEL;

D O I：

10.1109/TCPMT.2016.2524691

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

To address the abating performance improvements from device scaling, innovative 2.5-D and 3-D integrated circuits with vertical interconnects called through-silicon vias (TSVs) have been widely explored. This paper reviews TSVs with focus on the following: 1) key drivers for TSV-based integration; 2) TSV fabrication techniques; 3) TSV electrical and thermomechanical performance fundamentals and characterization techniques; and 4) novel technologies to attain enhanced performance beyond the state-of-the-art TSVs.

引用

页码：1009 / 1019

页数：11

共 50 条

[31] Canary Devices for Through-Silicon Vias A Condition Monitoring Approach
Jerchel, Kathleen
Grams, Arian
Nissen, Nils F.
Suga, Tadatomo
Lang, Klaus-Dieter
2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 282 - 287
[32] Postbond Test of Through-Silicon Vias With Resistive Open Defects
Rodriguez-Montanes, Rosa
Arumi, Daniel
Figueras, Joan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (11) : 2596 - 2607
[33] Electrical Modeling and Characterization of Shield Differential Through-Silicon Vias
Lu, Qijun
Zhu, Zhangming
Yang, Yintang
Ding, Ruixue
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (05) : 1544 - 1552
[34] Novel Approaches for Low-Cost Through-Silicon Vias
Buema, J. E.
Bressers, P. M. M. C.
Oosterhuis, G.
Mueller, M.
In't Veld, A. J. Huis
Roozeboom, F.
EMPC-2011: 18TH EUROPEAN MICROELECTRONICS & PACKAGING CONFERENCE, 2011,
[35] Analytical Heat Transfer Model for Thermal Through-Silicon Vias
Xu, Hu
Pavlidis, Vasilis F.
De Micheli, Giovanni
2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 491 - 496
[36] Simulation of Copper Electrodeposition in Millimeter Size Through-Silicon Vias
Braun, T. M.
Josell, D.
Deshpande, S.
John, J.
Moffat, T. P.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2020, 167 (16)
[37] Investigating the Tapered Profiles on the Parasitic Inductance of Through-Silicon Vias
Liu, Jinxu
Zhang, Jihua
Fang, Zhen
Chen, Hongwei
Gao, Libin
Li, Wenlei
Liang, Tianpeng
Zhang, Wanli
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (11): : 2128 - 2131
[38] Copper Electrodeposition Parameters Optimization for Through-Silicon Vias Filling
Delbos, E.
Omnes, L.
Etcheberry, A.
PROCESSING, MATERIALS, AND INTEGRATION OF DAMASCENE AND 3D INTERCONNECTS, 2010, 25 (38): : 109 - 118
[39] Wet-process technologies for scalable through-silicon vias
Truzzi, Claudio
SOLID STATE TECHNOLOGY, 2011, 54 (04) : 10 - +
[40] Fabrication and characterization of robust through-silicon vias for silicon-carrier applications
Andry, P. S.
Tsang, C. K.
Webb, B. C.
Sprogis, E. J.
Wright, S. L.
Dang, B.
Manzer, D. G.
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (06) : 571 - 581

← 1 2 3 4 5 →