Area and Power Analysis of AES using Hardware and Software Co-Design

被引：0

作者：

Deotare, Vilas V. ^{[1
]}

Padole, Dinesh V. ^{[1
]}

Wakode, Ashok S. ^{[1
]}

机构：

[1] GHRCE Nagpur, Nagpur, Maharashtra, India

来源：

2014 IEEE GLOBAL CONFERENCE ON WIRELESS COMPUTING AND NETWORKING (GCWCN) | 2014年

关键词：

Time evaluation; Substitution; Encryption; Decryption Plain text; cipher text; key operating frequency; FPGA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper investigate the analysis of power and area of Advanced Encryption Standard (AES) algorithm using different design tool like ARM based, Hardware (VHDL/Verilog) and HW/SW. Results of area and power consumption for different design are varying and the percentage improvement in the power and area is marginable. The power improvement range is between 22.5% to 90% and the area improvement range is between 5% to 30%. The proposed AES is implemented on different hardware like ARM, microblaze processor and FPGA.

引用

页码：194 / 198

页数：5

共 50 条

[41] Parallel Implementation of AES on 2.5D Multicore Platform with Hardware and Software Co-Design
Wang, Jielin
Wang, Weizhen
Yang, Jianwei
Yu, Zhiyi
Han, Jun
Zeng, Xiaoyang
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[42] Hardware/Software Co-design for Evolvable Hardware by Genetic Algorithm
Shang, Qianyi
Chen, Lijun
Tong, Ruoxiong
PROCEEDINGS OF 2020 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND INFORMATION SYSTEMS (ICAIIS), 2020, : 306 - 309
[43] Software/hardware co-design of efficient and secure cryptographic hardware
Nedjah, N
Mourelle, LD
JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2005, 11 (01) : 66 - 82
[44] Design of telecommunication electronic systems using a hardware/software co-design methodology
Abid, M
Tourki, R
INTERNATIONAL JOURNAL OF ELECTRONICS, 2001, 88 (03) : 255 - 270
[45] The Systematic Thinking Ability of Hardware/Software Co-design using FPGA
Li, Ying
Zhang, Jiong
Mitra, Hritik
Yu, Shicheng
2020 IEEE FRONTIERS IN EDUCATION CONFERENCE (FIE 2020), 2020,
[46] A hardware/software co-design system using configurable computing technology
Schewel, J
FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, 1998, : 620 - 625
[47] A Hardware/Software Co-Design System using reconfigurable computing technology
Casselman, S
Schewel, J
INTELLIGENT SYSTEMS IN DESIGN AND MANUFACTURING, 1998, 3517 : 208 - 214
[48] Optimisation of biometric ID tokens by using hardware/software co-design
Liu-Jimenez, J.
Sanchez-Reillo, R.
Mengibar-Pozo, L.
Miguel-Hurtado, O.
IET BIOMETRICS, 2012, 1 (03) : 168 - 177
[49] Hardware/Software Co-design of Power Level Difference Based Noise Cancellation
Van Phu Ha
Duc Minh Nguyen
Quang Hieu Dang
2015 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2015, : 616 - 621
[50] A Rewriting Semantics for ABEL with Applications to Hardware/Software Co-Design and Analysis
Katelman, Michael
Meseguer, Jose
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2007, 176 (04) : 47 - 60

← 1 2 3 4 5 →