Area and Power Analysis of AES using Hardware and Software Co-Design

被引：0

作者：

Deotare, Vilas V. ^{[1
]}

Padole, Dinesh V. ^{[1
]}

Wakode, Ashok S. ^{[1
]}

机构：

[1] GHRCE Nagpur, Nagpur, Maharashtra, India

来源：

2014 IEEE GLOBAL CONFERENCE ON WIRELESS COMPUTING AND NETWORKING (GCWCN) | 2014年

关键词：

Time evaluation; Substitution; Encryption; Decryption Plain text; cipher text; key operating frequency; FPGA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper investigate the analysis of power and area of Advanced Encryption Standard (AES) algorithm using different design tool like ARM based, Hardware (VHDL/Verilog) and HW/SW. Results of area and power consumption for different design are varying and the percentage improvement in the power and area is marginable. The power improvement range is between 22.5% to 90% and the area improvement range is between 5% to 30%. The proposed AES is implemented on different hardware like ARM, microblaze processor and FPGA.

引用

页码：194 / 198

页数：5

共 50 条

[21] Accelerating SuperBE with Hardware/Software Co-Design
Chen, Andrew Tzer-Yeu
Gupta, Rohaan
Borzenko, Anton
Wang, Kevin I-Kai
Biglari-Abhari, Morteza
JOURNAL OF IMAGING, 2018, 4 (10):
[22] Design-for-debug in hardware/software co-design
Vranken, HPE
Stevens, MPJ
Segers, MTM
PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 35 - 39
[23] Hardware/Software Co-Design for Sensor Security
Barua, Anomadarshi
Al Faruque, Mohammad Abdullah
Serpanos, Dimitrios
COMPUTER, 2023, 56 (05) : 122 - 125
[24] A programming language for hardware/software co-design
Watt, DR
May, D
COMMUNICATING PROCESS ARCHITECTURES 2001, 2001, 59 : 167 - 178
[25] A Compositional Framework for Hardware/Software Co-Design
A. Cau
R. Hale
J. Dimitrov
H. Zedan
B. Moszkowski
M. Manjunathaiah
M. Spivey
Design Automation for Embedded Systems, 2002, 6 : 367 - 399
[26] SystemCFL :: A formalism for hardware/software co-design
Man, KL
Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 1, 2005, : 193 - 196
[27] Hardware/software co-design of control algorithms
Petko, Maciej
Karpiel, Grzegorz
IEEE ICMA 2006: PROCEEDING OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION, VOLS 1-3, PROCEEDINGS, 2006, : 2156 - +
[28] Software/hardware co-design for system on chip
Lai, JM
Yao, QD
PROCEEDINGS OF FOURTH INTERNATIONAL WORKSHOP ON CSCW IN DESIGN, 1999, : 237 - 240
[29] Hardware/Software Co-design for Viterbi Decoder
Li, Ming
Wen, Tao
2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 375 - 378
[30] Transactors for parallel hardware and software co-design
Asanovic, Krste
2007 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2007, : 140 - 142

← 1 2 3 4 5 →