Area and Power Analysis of AES using Hardware and Software Co-Design

被引：0

作者：

Deotare, Vilas V. ^{[1
]}

Padole, Dinesh V. ^{[1
]}

Wakode, Ashok S. ^{[1
]}

机构：

[1] GHRCE Nagpur, Nagpur, Maharashtra, India

来源：

2014 IEEE GLOBAL CONFERENCE ON WIRELESS COMPUTING AND NETWORKING (GCWCN) | 2014年

关键词：

Time evaluation; Substitution; Encryption; Decryption Plain text; cipher text; key operating frequency; FPGA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper investigate the analysis of power and area of Advanced Encryption Standard (AES) algorithm using different design tool like ARM based, Hardware (VHDL/Verilog) and HW/SW. Results of area and power consumption for different design are varying and the percentage improvement in the power and area is marginable. The power improvement range is between 22.5% to 90% and the area improvement range is between 5% to 30%. The proposed AES is implemented on different hardware like ARM, microblaze processor and FPGA.

引用

页码：194 / 198

页数：5

共 50 条

[31] Hardware Software Co-Design of a Farming Robot
Phanomchoeng, Gridsada
Saadi, Muhammad
Sasithong, Pruk
Tangmongkhonsuk, Jedsada
Wijayasekara, Sanika K.
Wuttisittikulkij, Lunchakorn
ENGINEERING JOURNAL-THAILAND, 2020, 24 (01): : 199 - 208
[32] Special issue on hardware/software co-design
DeMicheli, G
PROCEEDINGS OF THE IEEE, 1997, 85 (03) : 347 - 348
[33] Towards automating hardware/software co-design
El-Kharashi, MW
El-Malaki, MH
Hammad, S
Salem, A
Wahdan, A
4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 189 - 192
[34] Mentor addresses hardware/software co-design
不详
COMPUTER DESIGN, 1996, 35 (08): : 69 - 69
[35] Hardware/software co-design with the HMS framework
Sheliga, M
Sha, EHM
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 13 (01): : 37 - 56
[36] The role of flexibility in hardware/software co-design
Ernst, R
FOURTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CO-DESIGN (CODES/CASHE '96), PROCEEDINGS, 1996, : 114 - 114
[37] Hardware and Software Co-Design for Robot Arm
Meshram, Urmila
Harkare, R. R.
Meshram, Devendra
CONTEMPORARY COMPUTING, PT 2, 2010, 95 : 241 - +
[38] Hardware/software co-design for virtual machines
Kent, KB
Serra, M
Horspool, N
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (05): : 537 - 548
[39] Recent advances in Hardware/Software co-design
Gomez-Pulido, Juan A.
JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (08) : 303 - 304
[40] GPGPU: HARDWARE/SOFTWARE CO-DESIGN FOR THE MASSES
Mann, Zoltan Adam
COMPUTING AND INFORMATICS, 2011, 30 (06) : 1247 - 1257

← 1 2 3 4 5 →