Area and Power Analysis of AES using Hardware and Software Co-Design

被引：0

作者：

Deotare, Vilas V. ^{[1
]}

Padole, Dinesh V. ^{[1
]}

Wakode, Ashok S. ^{[1
]}

机构：

[1] GHRCE Nagpur, Nagpur, Maharashtra, India

来源：

2014 IEEE GLOBAL CONFERENCE ON WIRELESS COMPUTING AND NETWORKING (GCWCN) | 2014年

关键词：

Time evaluation; Substitution; Encryption; Decryption Plain text; cipher text; key operating frequency; FPGA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper investigate the analysis of power and area of Advanced Encryption Standard (AES) algorithm using different design tool like ARM based, Hardware (VHDL/Verilog) and HW/SW. Results of area and power consumption for different design are varying and the percentage improvement in the power and area is marginable. The power improvement range is between 22.5% to 90% and the area improvement range is between 5% to 30%. The proposed AES is implemented on different hardware like ARM, microblaze processor and FPGA.

引用

页码：194 / 198

页数：5

共 50 条

[1] AES Hardware-Software Co-Design in WSN
Otero, Carlos Tadeo Ortega
Tse, Jonathan
Manohar, Rajit
21ST IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2015), 2015, : 85 - 92
[2] Hardware-Software Co-Design of AES on FPGA
Baskaran, Saambhavi
Rajalakshmi, Pachamuthu
PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 1118 - 1122
[3] Speed optimization of AES algorithm with Hardware-Software Co-design
Dixit, Preeti
Zalke, Jitendra
Admane, Sharmik
2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 793 - 798
[4] Hardware/software co-design
De Micheli, Giovanni
Gupta, Rajesh K.
Proceedings of the IEEE, 1997, 85 (03): : 349 - 365
[5] Hardware/software co-design
Edwards, M
MICROPROCESSORS AND MICROSYSTEMS, 1996, 20 (03) : 139 - 140
[6] AES software and hardware system co-design for resisting side channel attacks
Dong, Liguo
Ye, Xinliang
Zhuang, Libin
Zhan, Ruidian
Hossain, M. Shamim
EXPERT SYSTEMS, 2024, 41 (10)
[7] On Teaching Hardware/Software Co-design using FPGA
Bencheva, N.
Kostadinov, N.
Ruseva, Y.
ELEKTRONIKA IR ELEKTROTECHNIKA, 2010, (06) : 91 - 94
[8] Hardware/software co-design then and now
Wirth, N
INFORMATION PROCESSING LETTERS, 2003, 88 (1-2) : 83 - 87
[9] Hardware software co-design in Haskell
Aronsson M.
Sheeran M.
1600, Association for Computing Machinery, 2 Penn Plaza, Suite 701, New York, NY 10121-0701, United States (52): : 162 - 173
[10] On the Co-Design of Quantum Software and Hardware
Li, Gushu
Wu, Anbang
Shi, Yunong
Javadi-Abhari, Ali
Ding, Yufei
Xie, Yuan
PROCEEDINGS OF THE 8TH ACM INTERNATIONAL CONFERENCE ON NANOSCALE COMPUTING AND COMMUNICATION (ACM NANOCOM 2021), 2021,

← 1 2 3 4 5 →