A high speed, low voltage CMOS offset comparator

被引:10
|
作者
Fayed, AA
Ismail, M
机构
[1] Texas Instruments Inc, Dallas, TX 75243 USA
[2] Ohio State Univ, Dept Elect Engn, Analog VLSI Lab, Columbus, OH 43210 USA
关键词
low-voltage analog circuits; comparators; analog CMOS circuits;
D O I
10.1023/A:1024793932611
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A high speed, low voltage offset comparator is presented. No common mode tracking circuit is used and the offset is added without compromising the high input impedance nature of the circuit. The circuit operates at 480 Mbps with 3.0-3.6 V and 1.6-2.0 V supplies and -40 to 125 degreesC temperature range on a typical 0.5 mum technology.
引用
收藏
页码:267 / 272
页数:6
相关论文
共 50 条
  • [41] Robust high-speed low input impedance CMOS current comparator
    Khucharoensin, S
    Kasemsuwan, V
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 93 - 96
  • [42] A high speed and low power CMOS current comparator for photon counting systems
    Borghetti, F
    Farina, L
    Malcovati, P
    Maloberti, F
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 453 - 456
  • [43] A low offset low power CMOS dynamic comparator for analog to digital converters
    Huijing, Yang
    Shichang, Li
    Mingyuan, Ren
    INTEGRATION-THE VLSI JOURNAL, 2023, 91 : 136 - 143
  • [44] Design of a high speed comparator in 90-nm CM offset and low area latch -based OS technology having low voltage
    Nanda, Satyabrata
    Panda, Avipsa S.
    Moganti, G. L. K.
    2015 INTERNATIONAL CONFERENCE ON ENERGY SYSTEMS AND APPLICATIONS, 2015, : 628 - 631
  • [45] A mismatch-insensitive high-accuracy high-speed continuous-time current comparator in low voltage CMOS
    del Rio-Fernandez, R
    Linan-Cembrano, G
    Dominguez-Castro, R
    Rodriguez-Vazquez, A
    1997 2ND IEEE-CAS REGION 8 WORKSHOP ON ANALOG AND MIXED IC DESIGN, PROCEEDINGS, 1997, : 111 - 116
  • [46] A Novel High Speed Dynamic Comparator Using Positive Feedback with Low Power Dissipation and Low Offset
    Velagaleti, Silpakesav
    Gorpuni, Pavankumar
    Mahapatra, K. K.
    INFORMATION AND COMMUNICATION TECHNOLOGIES, 2010, 101 : 45 - 49
  • [47] An Asymmetric Dynamic Comparator for Low-Offset, Low-Noise, and High-Speed Applications
    Satpathy, Bibhudutta
    Srivastava, Utkarsh
    Kaur, Amandeep
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2025, 74
  • [48] ACCURATE HIGH-SPEED VOLTAGE COMPARATOR
    ROBERTSON, DS
    WADSWORTH, BF
    BROWN, SE
    REVIEW OF SCIENTIFIC INSTRUMENTS, 1959, 30 (10): : 896 - 898
  • [49] A HIGH-SPEED CMOS COMPARATOR FOR USE IN AN ADC
    MCCARROLL, BJ
    SODINI, CG
    LEE, HS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 159 - 165
  • [50] Low Voltage, Low Power, High Linearity, High Speed CMOS Voltage Mode Analog Multiplier
    Akshatha, B. C.
    Kumar, A. Vijay
    2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 1120 - 1125