A high speed, low voltage CMOS offset comparator

被引：10
|
作者：
Fayed, AA
Ismail, M
机构：
[1] Texas Instruments Inc, Dallas, TX 75243 USA
[2] Ohio State Univ, Dept Elect Engn, Analog VLSI Lab, Columbus, OH 43210 USA
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2003年 / 36卷 / 03期
关键词：
low-voltage analog circuits; comparators; analog CMOS circuits;
D O I：
10.1023/A:1024793932611
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A high speed, low voltage offset comparator is presented. No common mode tracking circuit is used and the offset is added without compromising the high input impedance nature of the circuit. The circuit operates at 480 Mbps with 3.0-3.6 V and 1.6-2.0 V supplies and -40 to 125 degreesC temperature range on a typical 0.5 mum technology.
引用
收藏
页码：267 / 272
页数：6
相关论文
共 50 条
  • [31] High Speed Power Efficient Dynamic Comparator with Low Power Dissipation and Low Offset
    Indu, N.
    Rao, M. Damodhar
    Prasad, V. V. K. D. V.
    METALLURGICAL & MATERIALS ENGINEERING, 2025, 31 (03) : 112 - 118
  • [32] High-speed low input impedance CMOS current comparator
    Kasemsuwan, V
    Khucharoensin, S
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (06) : 1549 - 1553
  • [33] High-speed low input impedance CMOS current comparator
    Khucharoensin, S
    Kasemsuwan, V
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 141 - 144
  • [34] An Automatic Comparator Offset Calibration for High-Speed Flash ADCs in FDSOI CMOS Technology
    Feng, Yulang
    Fan, Qingjun
    Deng, Hao
    Chen, Jeffrey
    Zhang, Runxi
    Bikkina, Phaneendra
    Chen, Jinghong
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
  • [35] High-voltage tolerant watchdog comparator in a low-voltage CMOS technology
    Potanin, VY
    Potanina, EE
    ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, 2004, : 270 - 273
  • [36] Design of High Speed and Low Offset SR Latch Based Dynamic Comparator
    Bandla, Kasi
    Krishnan, A. Hari
    Sethi, Sourabh
    Pal, Dipankar
    2020 IEEE REGION 10 SYMPOSIUM (TENSYMP) - TECHNOLOGY FOR IMPACTFUL SUSTAINABLE DEVELOPMENT, 2020, : 52 - 55
  • [37] A new high precision low offset dynamic comparator for high resolution high speed ADCs
    Katyal, Vipul
    Geiger, Randall L.
    Chen, Degang J.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 5 - +
  • [38] A full differential low voltage low power high speed current comparator
    Lahiji, GR
    Rezvan, F
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 103 - 106
  • [39] HIGH-SPEED ACCURATE CMOS COMPARATOR
    STEYAERT, M
    COMINO, V
    ELECTRONICS LETTERS, 1988, 24 (16) : 1027 - 1028
  • [40] A ROBUST HIGH-SPEED LOW INPUT IMPEDANCE CMOS CURRENT COMPARATOR
    Kasemsuwan, Varakorn
    Khucharoensin, Surachet
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (06) : 1139 - 1149
12345