An experimental low-power CMOS pipeline ADC using feedforward sample-and-hold amplifier

被引：0

作者：

Tam, CT ^{[1
]}

Elmasry, MI ^{[1
]}

机构：

[1] Univ Waterloo, VLSI Res Grp, Waterloo, ON N2L 3G1, Canada

来源：

UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2 | 1998年

关键词：

ADC; CMOS; digital error correction (DEC); digital-to-analog converter (DAC); operational amplifier (op-amp); SHA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes an experimental CMOS 3.3V 10-bit 1.5-bit-per-stage pipeline analog-to-digital converter (ADC) using a feedforward sample-and-hold amplifier (SHA) in a 5V 0.8 mu m BICMOS process. Test results show that it achieves up to 8 bits of resolution. The chip consumes a power of 35mW at a maximum conversion rate of 10MS/s. The modified SHA offers several advantages such as relaxed gain requirement, lower power consumption and smaller area.

引用

页码：257 / 260

页数：4

共 50 条

[41] A CMOS Low-Noise and Low-Power Transimpedance Amplifier
Dehkordi, Mehrdad Amirkhan
Mirsanei, Seyed Mehdi
Zohoori, Soorena
2021 29TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2021, : 107 - 111
[42] A 12-bit200-MS/s Sample-and-Hold Amplifier with a hybrid Miller-feedforward compensation technique
Chen, Yongzhen
Chen, Chixiao
Zhang, Qiang
Ye, Fan
Ren, Junyan
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[43] Complete time-domain behavioral model of Sample-and-Hold Amplifier using SIMULINK®
Avitabile, Gianfranco
Coviello, Giuseppe
Cannone, Francesco
2008 IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 2008, : 102 - 107
[44] A Simple and Accurate CMOS Sample-and-Hold Circuit Using Dual Output-OTA
Nonthaputha, Thanat
Kumngern, Montree
Thepnarin, Nawaphol
PRZEGLAD ELEKTROTECHNICZNY, 2020, 96 (10): : 163 - 166
[45] Low-power sample and hold circuits using current conveyor analogue switches
Kumngern, Montree
Nonthaputha, Thanat
Khateb, Fabian
IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (04) : 397 - 402
[46] Low-Power CMOS Local-Feedback Amplifier Using Dynamic Biasing
Sato, Hiroki
Takagi, Shigetaka
2022 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIMEASIA, 2022, : 49 - 53
[47] A CMOS 33-mW 100-MHz 80-dB SFDR sample-and-hold amplifier
Hsu, CC
Wu, HT
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 263 - 266
[48] Spike discrimination using amplitude measurements with a low-power CMOS neural amplifier
Horiuchi, Timothy
Tucker, Dorielle
Boyle, Kevin
Abshire, Pamela
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3123 - +
[49] A Low-Power CMOS Crystal Oscillator Using a Stacked-Amplifier Architecture
Iguchi, Shunta
Sakurai, Takayasu
Takamiya, Makoto
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (11) : 3006 - 3017
[50] A CMOS 33-mW 100-MHz 80-dB SFDR sample-and-hold amplifier
Hsu, CC
Wu, JT
IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (10): : 2122 - 2128

← 1 2 3 4 5 →