An experimental low-power CMOS pipeline ADC using feedforward sample-and-hold amplifier

被引:0
|
作者
Tam, CT [1 ]
Elmasry, MI [1 ]
机构
[1] Univ Waterloo, VLSI Res Grp, Waterloo, ON N2L 3G1, Canada
关键词
ADC; CMOS; digital error correction (DEC); digital-to-analog converter (DAC); operational amplifier (op-amp); SHA;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes an experimental CMOS 3.3V 10-bit 1.5-bit-per-stage pipeline analog-to-digital converter (ADC) using a feedforward sample-and-hold amplifier (SHA) in a 5V 0.8 mu m BICMOS process. Test results show that it achieves up to 8 bits of resolution. The chip consumes a power of 35mW at a maximum conversion rate of 10MS/s. The modified SHA offers several advantages such as relaxed gain requirement, lower power consumption and smaller area.
引用
收藏
页码:257 / 260
页数:4
相关论文
共 50 条
  • [31] A precision CMOS sample-and-hold circuit with low temperature drift for integrated transducers
    Chan, PK
    Cui, J
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 145 - 148
  • [32] A Close Loop Low-Power and High Speed 130 nm CMOS Sample and Hold Circuit Based on Switched Capacitor for ADC Module
    Nasir, Z.
    Ruslan, S. H.
    INTERNATIONAL RESEARCH AND INNOVATION SUMMIT (IRIS2017), 2017, 226
  • [33] A CMOS Low-Power Lock-In Amplifier
    Maya-Hernandez, P. M.
    Sanz-Pascual, M. T.
    Calvo, B.
    Antolin, D.
    2012 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2012, : 1804 - 1807
  • [34] Small-area low-ripple chopper instrumentation amplifier using sample-and-hold circuit
    Seol, H. -C.
    Kwon, Y. -C.
    Kwon, O. -K.
    ELECTRONICS LETTERS, 2013, 49 (19) : 1203 - 1205
  • [35] A 1.2V Sample-and-Hold Circuit for 14-Bit 250MS/s Pipeline ADC in 65nm CMOS
    Wang Xuan
    Li Fule
    Wu Bin
    BUSINESS, ECONOMICS, FINANCIAL SCIENCES, AND MANAGEMENT, 2012, 143 : 507 - 514
  • [36] An 8-bit 100-MS/s pipelined ADC without dedicated sample-and-hold amplifier
    Zhang Zhang
    Yuan Yudan
    Guo Yawei
    Cheng Xu
    Zeng Xiaoyang
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (07)
  • [37] An 8-bit 100-MS/s pipelined ADC without dedicated sample-and-hold amplifier
    张章
    袁宇丹
    郭亚炜
    程旭
    曾晓洋
    半导体学报, 2010, 31 (07) : 102 - 107
  • [38] Low-voltage CMOS analog switch for high precision sample-and-hold circuit
    Fayomi, CJB
    Roberts, GW
    Sawan, M
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 710 - 713
  • [39] A Low-Power Ultrawideband CMOS Power Detector With an Embedded Amplifier
    Li, Chaojiang
    Gong, Fei
    Wang, Pingshan
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2010, 59 (12) : 3270 - 3278
  • [40] A 1.5-V 50-MHz pseudodifferential CMOS sample-and-hold circuit with low hold pedestal
    Lee, TS
    Lu, CC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (09) : 1752 - 1757