An experimental low-power CMOS pipeline ADC using feedforward sample-and-hold amplifier

被引：0

作者：

Tam, CT ^{[1
]}

Elmasry, MI ^{[1
]}

机构：

[1] Univ Waterloo, VLSI Res Grp, Waterloo, ON N2L 3G1, Canada

来源：

UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2 | 1998年

关键词：

ADC; CMOS; digital error correction (DEC); digital-to-analog converter (DAC); operational amplifier (op-amp); SHA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes an experimental CMOS 3.3V 10-bit 1.5-bit-per-stage pipeline analog-to-digital converter (ADC) using a feedforward sample-and-hold amplifier (SHA) in a 5V 0.8 mu m BICMOS process. Test results show that it achieves up to 8 bits of resolution. The chip consumes a power of 35mW at a maximum conversion rate of 10MS/s. The modified SHA offers several advantages such as relaxed gain requirement, lower power consumption and smaller area.

引用

页码：257 / 260

页数：4

共 50 条

[11] Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier
Chang, DY
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (11): : 2123 - 2132
[12] Photovoltaic Sample-and-Hold Circuit Enabling MPPT Indoors for Low-Power Systems
Weddell, Alex S.
Merrett, Geoff V.
Al-Hashimi, Bashir M.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (06) : 1196 - 1204
[13] A Low-power CMOS Pipeline ADC Using Multiple Sharing Technique for ZigBee Transceiver
Zhao, Zhou
Wang, Mingzheng
Zhong, Hongsheng
2013 IEEE INTERNATIONAL CONFERENCE OF IEEE REGION 10 (TENCON), 2013,
[14] A Low-Power Sample-and-Hold Programmable Voltage Reference Based on Ripple Monitoring
Caselli, Michele
Lukita, Budi
Boni, Andrea
Stanzione, Stefano
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
[15] Front-end Circuit without Sample-and-hold Amplifier for Pipelined ADC
Chen D.
Zhang R.
Cao L.
Chen Z.
Zeng J.
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2020, 47 (10): : 86 - 91
[16] A fast two-stage sample-and-hold amplifier for pipelined ADC application
Ruan, Jian
Lee, Chung Len
DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 99 - +
[17] A New Low-Power CMOS Sample-and-Hold Circuit Based on High-Speed Dynamic Body Biased Switches
Hasan-Sagha, Mohamad
Jalali, Mohsen
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2017, 47 (04): : 241 - 246
[18] A Precision Low-Power Mismatch-Compensated Sample-and-Hold Circuit for Biomedical Applications
Mah, S. L.
Chan, P. K.
Mishra, Shiv Kumar
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 192 - 195
[19] Low power and high speed sample-and-hold circuit
Trivedi, Ronak
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 453 - 456
[20] Reconfigurable Low Voltage Inverter-Based Sample-and-Hold Amplifier
Ruscio, D.
Centurelli, F.
Monsurro, P.
Trifiletti, A.
2017 13TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2017, : 133 - 136

← 1 2 3 4 5 →