An experimental low-power CMOS pipeline ADC using feedforward sample-and-hold amplifier

被引：0

作者：

Tam, CT ^{[1
]}

Elmasry, MI ^{[1
]}

机构：

[1] Univ Waterloo, VLSI Res Grp, Waterloo, ON N2L 3G1, Canada

来源：

UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2 | 1998年

关键词：

ADC; CMOS; digital error correction (DEC); digital-to-analog converter (DAC); operational amplifier (op-amp); SHA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes an experimental CMOS 3.3V 10-bit 1.5-bit-per-stage pipeline analog-to-digital converter (ADC) using a feedforward sample-and-hold amplifier (SHA) in a 5V 0.8 mu m BICMOS process. Test results show that it achieves up to 8 bits of resolution. The chip consumes a power of 35mW at a maximum conversion rate of 10MS/s. The modified SHA offers several advantages such as relaxed gain requirement, lower power consumption and smaller area.

引用

页码：257 / 260

页数：4

共 50 条

[1] A low power sample-and-hold amplifier
Tani, H
Fujimoto, Y
Maruyama, M
Akada, H
Ogawa, H
Miyamoto, M
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 477 - 480
[2] A low-voltage low-power CMOS sample-and-hold circuit
Zheng, XY
Guo, SB
Wang, J
Qiu, YL
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 552 - 555
[3] Design Techniques for Sample-and-Hold with Bootstrapping in Low-Power SAR ADC
Yuan, Fei
2024 22ND IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS 2024, 2024, : 293 - 297
[4] CMOS amplifier using chopper stabilization and sample-and-hold techniques
Liu, T. S.
Wang, Chia-Jiu
TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 877 - 880
[5] High-speed CMOS sample-and-hold amplifier
Wu, Ge
Shi, Yin
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2000, 21 (09): : 843 - 848
[6] POWER-SWITCHED SAMPLE-AND-HOLD PROVIDES ACCURATE ANALOG INPUTS FOR ADC IN LOW-POWER SYSTEM.
Sobering, Timothy J.
Lucas, Michael S.P.
IEEE Transactions on Instrumentation and Measurement, 1986, IM-35 (04) : 467 - 471
[7] A current-mode CMOS sample-and-hold circuit for ADC
Mahatthumthanant, Phinet
Kamsri, Thawatchai
Petchmaneelumka, Wandee
Sungicabunchoo, Tiparat
Riewruja, Vanchai
2006 SICE-ICASE INTERNATIONAL JOINT CONFERENCE, VOLS 1-13, 2006, : 2819 - +
[8] A Low Power Sample-and-Hold Circuit with Improved Dynamic Bias for Pipelined ADC
Zhou, Xiaodan
Li, Zehao
Wang, Yujie
Zhou, Xiong
Yang, Shiheng
Liu, Jiaxin
Li, Qiang
2021 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2021) & 2021 IEEE CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2021), 2021, : 189 - 192
[9] A very-high-speed low-power low-voltage fully differential CMOS sample-and-hold circuit with low hold pedestal
Lee, TS
Lu, CC
Yu, SH
Zhan, JT
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3111 - 3114
[10] A Low-Power Sample-and-Hold Circuit Based on a Switched-OpAmp Technique
Centurelli, Francesco
Simonetti, Andrea
Trifiletti, Alessandro
ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 105 - 108

← 1 2 3 4 5 →