DESIGN AND IMPLEMENTATION OF EFFICIENT REVERSIBLE EVEN PARITY CHECKER AND GENERATOR

被引：0
|
作者：
Gayathri, S. S. [1 ]
Ananthalakshmi, A. V. [2 ]
机构：
[1] Dhanalakshmi Srinivasan Inst Res Technol, Dept ECE, Siruvachur, Tamil Nadu, India
[2] Pondicherry Engn Coll, Dept ECE, Pondicherry, India
来源：
2014 International Conference on Science Engineering and Management Research (ICSEMR) | 2014年
关键词：
Reversible logic; Parity checker and generator; Feynman gate; Toffoli gate; New gate; Peres gate;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Communication in today's world is made efficient by digital data transmission. The digital communication employs parity generator at the source and parity checker at destination to ensure an error free transmission. This paper proposes the design of a 3-bit reversible even parity checker and generator using the basic reversible gates. The parity checker and generator circuit is designed using the existing basic reversible gates like Feynman gate, Toffoli gate, Peres gate and New gate and the performance of the designed parity checker and generator is discussed. The proposed design is designed using Modelsim and synthesized using Xilinx Virtex5vlx30tff665-3.
引用
收藏
页数：4
相关论文
共 50 条
  • [41] All-optical method of developing parity generator and checker with polarization encoded light signal
    Debajyoti Samanta
    Sourangshu Mukhopadhyay
    Samanta, D. (d_samanta06@yahoo.co.in), 1600, Optical Society of India (41): : 167 - 172
  • [42] Photonic crystal based design of a 3-bit all-optical parity checker and generator for all-optical computing
    Anagha, E. G.
    Jeyachitra, R. K.
    APPLIED OPTICS, 2022, 61 (35) : 10594 - 10602
  • [43] Ultrafast All Optical Parity Generator and Checker based on Quantum Dot Semiconductor Optical Amplifier
    Agarwal, Vipul
    IETE JOURNAL OF RESEARCH, 2024, 70 (04) : 3483 - 3492
  • [44] Towards Design and Implementation of Model Checker for System Software
    Matsuda, Motohiko
    Maeda, Toshiyuki
    Yonezawa, Akinori
    FIRST INTERNATIONAL WORKSHOP ON SOFTWARE TECHNOLOGIES FOR FUTURE DEPENDABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, 2009, : 117 - 121
  • [45] Design and implementation of an automated polarity checker for superconducting magnets
    Bottura, L.
    Buzio, M.
    Galbraith, P.
    Masi, A.
    Thierry, F.
    Tikhov, A.
    2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 55 - +
  • [46] LVTTL Based Energy Efficient Watermark Generator Design and Implementation on FPGA
    Pandey, B.
    Kaur, Amanpreet
    Kumar, T.
    Das, T.
    Rahman, M. A.
    Hussain, D. M. Akbar
    2014 INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY CONVERGENCE (ICTC), 2014, : 642 - 646
  • [47] Design of Parity Preserving Reversible Sequential Circuits
    Abir, Md. Anwarul Islam
    Akhter, Arnisha
    Uddin, Md. Ashraf
    Islam, Md. Manowarul
    2016 5TH INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS AND VISION (ICIEV), 2016, : 1022 - 1027
  • [48] On Design of Parity Preserving Reversible Adder Circuits
    Majid Haghparast
    Ali Bolhassani
    International Journal of Theoretical Physics, 2016, 55 : 5118 - 5135
  • [49] On Design of Parity Preserving Reversible Adder Circuits
    Haghparast, Majid
    Bolhassani, Ali
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2016, 55 (12) : 5118 - 5135
  • [50] Hybrid Single Electron Transistor Based Low Power Consuming Odd Parity Generator and Parity Checker Circuit in 22 nm Technology
    Mukherjee, Sudipta
    Jana, Anindya
    Sarkar, Subir Kumar
    COMPUTATIONAL INTELLIGENCE IN DATA MINING, VOL 1, 2015, 31 : 541 - 548
12345