DESIGN AND IMPLEMENTATION OF EFFICIENT REVERSIBLE EVEN PARITY CHECKER AND GENERATOR

被引：0
|
作者：
Gayathri, S. S. [1 ]
Ananthalakshmi, A. V. [2 ]
机构：
[1] Dhanalakshmi Srinivasan Inst Res Technol, Dept ECE, Siruvachur, Tamil Nadu, India
[2] Pondicherry Engn Coll, Dept ECE, Pondicherry, India
来源：
2014 International Conference on Science Engineering and Management Research (ICSEMR) | 2014年
关键词：
Reversible logic; Parity checker and generator; Feynman gate; Toffoli gate; New gate; Peres gate;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Communication in today's world is made efficient by digital data transmission. The digital communication employs parity generator at the source and parity checker at destination to ensure an error free transmission. This paper proposes the design of a 3-bit reversible even parity checker and generator using the basic reversible gates. The parity checker and generator circuit is designed using the existing basic reversible gates like Feynman gate, Toffoli gate, Peres gate and New gate and the performance of the designed parity checker and generator is discussed. The proposed design is designed using Modelsim and synthesized using Xilinx Virtex5vlx30tff665-3.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] Evolutionary Design of Reversible Digital Circuits using IMEP The case of the Even Parity Problem
    Hadjam, Fatima Z.
    Moraga, Claudio
    2010 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2010,
  • [22] Efficient checker processor design
    Chatterjee, S
    Weaver, C
    Austin, T
    33RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE: MICRO-33 2000, PROCEEDINGS, 2000, : 87 - 97
  • [23] Design and implementation of an efficient and parallel bad block checker for parallelism of storage devices
    Jaehyun Han
    Guangyu Zhu
    Eunseo Lee
    Yongseok Son
    Cluster Computing, 2023, 26 : 2615 - 2627
  • [24] Implementation of optical gray code converter and even parity checker using the electro-optic effect in the Mach–Zehnder interferometer
    Ajay Kumar
    Sanjeev Kumar Raghuwanshi
    Optical and Quantum Electronics, 2015, 47 : 2117 - 2140
  • [25] Design of parity generator and checker circuit using electro-optic effect of Mach-Zehnder interferometers
    Kumar, Santosh
    Chanderkanta
    Amphawan, Angela
    OPTICS COMMUNICATIONS, 2016, 364 : 195 - 224
  • [26] Design and implementation of an efficient and parallel bad block checker for parallelism of storage devices
    Han, Jaehyun
    Zhu, Guangyu
    Lee, Eunseo
    Son, Yongseok
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2023, 26 (05): : 2615 - 2627
  • [27] Design and implementation of a Spell Checker for Assamese
    Das, M
    Borgohain, S
    Gogoi, J
    LANGUAGE ENGINEERING CONFERENCE, PROCEEDINGS, 2003, : 156 - 162
  • [28] Evolving reversible circuits for the even-parity problem
    Oltean, M
    APPLICATIONS OF EVOLUTIONARY COMPUTING, PROCEEDINGS, 2005, 3449 : 225 - 234
  • [29] Implementation of optical gray code converter and even parity checker using the electro-optic effect in the Mach-Zehnder interferometer
    Kumar, Ajay
    Raghuwanshi, Sanjeev Kumar
    OPTICAL AND QUANTUM ELECTRONICS, 2015, 47 (07) : 2117 - 2140
  • [30] Research on the Method of Parity Checker Design Based on Evolvable Hardware
    Wang Kuifu
    Yan Jingfeng
    2010 THE 3RD INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND INDUSTRIAL APPLICATION (PACIIA2010), VOL III, 2010, : 57 - 59
12345