Experiences using the cray multi-threaded architecture (MTA-2)

被引:0
|
作者
Anderson, W [1 ]
Rosenberg, R [1 ]
Lanzagorta, M [1 ]
机构
[1] USN, Res Lab, Stennis Space Ctr, MS 39529 USA
关键词
D O I
10.1109/DODUGC.2003.1253421
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The Naval Research Laboratory has recently installed and is operating a 40-processor Cray Multi-Threaded Architecture (MTA-2) computer. The MTA-2 with its hardware support for multi-threading and large uniformly accessible memory offers a promising new paradigm in parallel computing, especially for large problems. In order to evaluate the machine, four typical applications whose structures would lend themselves to the MTA were selected and evaluated in terms of the level of effort and reprogramming required in contrast to the benefits in running in an MTA environment. The amount of changes required to port the code ranged from very little to a substantial rewrite of portions of the code. Performance improvements ranging from a factor of two to more than 10 over the previous implementations were noted.
引用
收藏
页码:378 / 383
页数:6
相关论文
共 50 条
  • [41] A multi-threaded program architecture for an asynchronous and highly responsive GUI for automatic neuronal survival quantification
    de Chaumont, F.
    Chenouard, N.
    Mouret, A.
    Lledo, P. -M.
    Olivo-Marin, J. -C.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON BIOMEDICAL IMAGING: FROM NANO TO MACRO, VOLS 1-4, 2008, : 1007 - +
  • [42] The implementation of a 2-core, multi-threaded Itanium family processor
    Naffziger, S
    Stackhouse, B
    Grutkowski, T
    Josephson, D
    Desai, J
    Alon, E
    Horowitz, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) : 197 - 209
  • [43] The implementation of a 2-core, multi-threaded Itanium® family processor
    Naffziger, S
    Grutkowski, T
    Stackhouse, B
    2005 International Conference on Integrated Circuit Design and Technology, 2005, : 43 - 48
  • [44] Performance Characterization of Multi-threaded Graph Processing Applications on Many-Integrated-Core Architecture
    Jiang, Lei
    Chen, Langshi
    Qiu, Judy
    2018 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS), 2018, : 199 - 208
  • [45] Dynamic Terrain Data Visualization Using Virtual Paging in Multi-threaded Environment
    Porwal, Sudhir
    Rathi, Virendra Singh
    COMPUTATIONAL INTELLIGENCE AND INFORMATION TECHNOLOGY, 2011, 250 : 503 - 505
  • [46] A new concurrency control mechanism for multi-threaded environment using transactional memory
    Ghosh, Ammlan
    Chaki, Rituparna
    Chaki, Nabendu
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (11): : 4095 - 4115
  • [47] Using Machine Learning Techniques to Detect Parallel Patterns of Multi-threaded Applications
    Etem Deniz
    Alper Sen
    International Journal of Parallel Programming, 2016, 44 : 867 - 900
  • [48] A new concurrency control mechanism for multi-threaded environment using transactional memory
    Ammlan Ghosh
    Rituparna Chaki
    Nabendu Chaki
    The Journal of Supercomputing, 2015, 71 : 4095 - 4115
  • [49] Using Machine Learning Techniques to Detect Parallel Patterns of Multi-threaded Applications
    Deniz, Etem
    Sen, Alper
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2016, 44 (04) : 867 - 900
  • [50] System level design methodology for system on chips using multi-threaded graphs
    Suhaib, S
    Mathaikutty, D
    Shukla, S
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 133 - 136