Experiences using the cray multi-threaded architecture (MTA-2)

被引:0
|
作者
Anderson, W [1 ]
Rosenberg, R [1 ]
Lanzagorta, M [1 ]
机构
[1] USN, Res Lab, Stennis Space Ctr, MS 39529 USA
关键词
D O I
10.1109/DODUGC.2003.1253421
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The Naval Research Laboratory has recently installed and is operating a 40-processor Cray Multi-Threaded Architecture (MTA-2) computer. The MTA-2 with its hardware support for multi-threading and large uniformly accessible memory offers a promising new paradigm in parallel computing, especially for large problems. In order to evaluate the machine, four typical applications whose structures would lend themselves to the MTA were selected and evaluated in terms of the level of effort and reprogramming required in contrast to the benefits in running in an MTA environment. The amount of changes required to port the code ranged from very little to a substantial rewrite of portions of the code. Performance improvements ranging from a factor of two to more than 10 over the previous implementations were noted.
引用
收藏
页码:378 / 383
页数:6
相关论文
共 50 条
  • [11] Multi-threaded Output in CMS using ROOT
    Riley, Daniel
    Jones, Christopher
    23RD INTERNATIONAL CONFERENCE ON COMPUTING IN HIGH ENERGY AND NUCLEAR PHYSICS (CHEP 2018), 2019, 214
  • [12] Multi-Threaded Circuit Simulation using OpenMP
    Zwolinski, Mark
    2010 FIRST IEEE LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2010, : 188 - 191
  • [13] The mDTSVLIW: a multi-threaded trace-based VLIW architecture
    Rounce, P.
    De Souza, A. F.
    SBAC-OAD 2006: 18TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, 2006, : 63 - 70
  • [14] Reproducible Simulation of Multi-Threaded Workloads for Architecture Design Exploration
    Pereira, Cristiano
    Patil, Harish
    Calder, Brad
    2008 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION, 2008, : 161 - +
  • [15] TRaX: A multi-threaded architecture for real-time ray tracing
    Spjut, Josef
    Kopta, Daniel
    Brunvand, Erik
    Boulos, Solomon
    Kellis, Spencer
    2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, 2008, : 108 - 114
  • [16] A closed queuing network model with single servers for multi-threaded architecture
    Bhaskar, Vidhyacharan
    APPLIED MATHEMATICAL MODELLING, 2009, 33 (09) : 3599 - 3616
  • [17] A closed queuing network model with multiple servers for multi-threaded architecture
    Bhaskar, Vidhyacharan
    COMPUTER COMMUNICATIONS, 2008, 31 (14) : 3078 - 3089
  • [18] A hybrid closed queuing network model for multi-threaded dataflow architecture
    Bhaskar, V
    COMPUTERS & ELECTRICAL ENGINEERING, 2005, 31 (08) : 556 - 571
  • [19] Practical Multi-threaded Graph Coloring Algorithms for Shared Memory Architecture
    Singhal, Nandini
    Peri, Sathya
    Kalyanasundaram, Subrahmanyam
    18TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING AND NETWORKING (ICDCN 2017), 2017,
  • [20] Dynamic instruction scheduling in a trace-based multi-threaded architecture
    Rounce, Peter A.
    De Souza, Alberto F.
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2008, 36 (02) : 184 - 205