Experiences using the cray multi-threaded architecture (MTA-2)

被引:0
|
作者
Anderson, W [1 ]
Rosenberg, R [1 ]
Lanzagorta, M [1 ]
机构
[1] USN, Res Lab, Stennis Space Ctr, MS 39529 USA
关键词
D O I
10.1109/DODUGC.2003.1253421
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The Naval Research Laboratory has recently installed and is operating a 40-processor Cray Multi-Threaded Architecture (MTA-2) computer. The MTA-2 with its hardware support for multi-threading and large uniformly accessible memory offers a promising new paradigm in parallel computing, especially for large problems. In order to evaluate the machine, four typical applications whose structures would lend themselves to the MTA were selected and evaluated in terms of the level of effort and reprogramming required in contrast to the benefits in running in an MTA environment. The amount of changes required to port the code ranged from very little to a substantial rewrite of portions of the code. Performance improvements ranging from a factor of two to more than 10 over the previous implementations were noted.
引用
收藏
页码:378 / 383
页数:6
相关论文
共 50 条
  • [21] Weaving a Faster Tor: A Multi-Threaded Relay Architecture for Improved Throughput
    Engler, Steven
    Goldberg, Ian
    ARES 2021: 16TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY, 2021,
  • [22] DTA-C: A decoupled multi-threaded architecture for CMP systems
    Giorgi, Roberto
    Popovic, Zdravko
    Puzovic, Nikola
    19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2007, : 263 - 270
  • [23] Dynamic Instruction Scheduling in a Trace-based Multi-threaded Architecture
    Peter A. Rounce
    Alberto F. De Souza
    International Journal of Parallel Programming, 2008, 36 : 184 - 205
  • [24] Proposal of a multi-threaded processor architecture for embedded systems and its evaluation
    Kobayashi, S
    Takeuchi, Y
    Kitajima, A
    Imai, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (03): : 748 - 754
  • [25] Speculative Parallelization Using Software Multi-threaded Transactions
    Raman, Arun
    Kim, Hanjun
    Mason, Thomas R.
    Jablin, Thomas B.
    August, David I.
    ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2010, : 65 - 76
  • [26] A Multi-threaded network interface using network processors
    Cascon, Pablo
    Ortega, Julio
    Haider, Waseem M.
    Diaz, Antonio F.
    Rojas, Ignacio
    PROCEEDINGS OF THE PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2009, : 196 - 200
  • [27] Speculative Parallelization Using Software Multi-threaded Transactions
    Raman, Arun
    Kim, Hanjun
    Mason, Thomas R.
    Jablin, Thomas B.
    August, David I.
    ACM SIGPLAN NOTICES, 2010, 45 (03) : 65 - 76
  • [28] A hybrid open queuing network model approach for multi-threaded dataflow architecture
    Bhaskar, Vidhyacharan
    Adjallah, Kondo Hloindo
    COMPUTER COMMUNICATIONS, 2008, 31 (17) : 4098 - 4106
  • [29] Design of a multi-threaded positioning system software architecture for ground mobile robots
    Zhang, Meng
    Zhang, Zongfeng
    Dai, Yanjie
    Wang, Qing
    Sun, Wenchuan
    Hu, Xingwang
    2018 5TH INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND CONTROL ENGINEERING (ICISCE 2018), 2018, : 699 - 703
  • [30] A Design of Multi-threaded Shader Processor with Dual-Phase Pipeline Architecture
    Lee, Kwang-Yeob
    Park, Tae-Ryoung
    Kwak, Jae-Chang
    Koo, Yong-Seo
    2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN MULTIMEDIA, 2009, : 121 - +