Experiences using the cray multi-threaded architecture (MTA-2)

被引:0
|
作者
Anderson, W [1 ]
Rosenberg, R [1 ]
Lanzagorta, M [1 ]
机构
[1] USN, Res Lab, Stennis Space Ctr, MS 39529 USA
关键词
D O I
10.1109/DODUGC.2003.1253421
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The Naval Research Laboratory has recently installed and is operating a 40-processor Cray Multi-Threaded Architecture (MTA-2) computer. The MTA-2 with its hardware support for multi-threading and large uniformly accessible memory offers a promising new paradigm in parallel computing, especially for large problems. In order to evaluate the machine, four typical applications whose structures would lend themselves to the MTA were selected and evaluated in terms of the level of effort and reprogramming required in contrast to the benefits in running in an MTA environment. The amount of changes required to port the code ranged from very little to a substantial rewrite of portions of the code. Performance improvements ranging from a factor of two to more than 10 over the previous implementations were noted.
引用
收藏
页码:378 / 383
页数:6
相关论文
共 50 条
  • [1] Sequence alignment on the Cray MTA-2
    Bokhari, SH
    Sauer, JR
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2004, 16 (09): : 823 - 839
  • [2] Parallelizing a DNA simulation code for the Cray MTA-2
    Bokhari, SH
    Glaser, MA
    Jordan, HF
    CSB2002: IEEE COMPUTER SOCIETY BIOINFORMATICS CONFERENCE, 2002, : 291 - 302
  • [3] A reconfigurable multi-threaded architecture model
    Wallner, S
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, 2003, 2823 : 193 - 207
  • [4] Tail queues: A multi-threaded matching architecture
    Dosanjh, Matthew G. F.
    Grant, Ryan E.
    Schonbein, Whit
    Bridges, Patrick G.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2020, 32 (03):
  • [5] The 'uniform heterogeneous multi-threaded' processor architecture
    Towner, D
    May, D
    COMMUNICATING PROCESS ARCHITECTURES 2001, 2001, 59 : 103 - 116
  • [6] An Architecture for Safe and Efficient Multi-threaded Robot Software
    Kazanzides, Peter
    Deguet, Anton
    Kapoor, Ankur
    2008 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR PRACTICAL ROBOT APPLICATIONS, 2008, : 89 - 93
  • [7] A queuing model of a multi-threaded architecture: A case study
    Vlassov, V
    Kraynikov, A
    PARALLEL COMPUTING TECHNOLOGIES, 1999, 1662 : 306 - 312
  • [8] A scalable architecture for multi-threaded JAVA']JAVA applications
    Mrva, M
    Buchenrieder, K
    Kress, R
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 868 - 874
  • [9] Designing multithreaded algorithms for breadth-first search and st-connectivity on the cray MTA-2
    Bader, David A.
    Madduri, Kamesh
    2006 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, 2006, : 523 - 530
  • [10] Mamba: A Scalable Communication Centric Multi-Threaded Processor Architecture
    Chadwick, Gregory A.
    Moore, Simon W.
    2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 277 - 283