Modeling for Infrared Readout Integrated Circuit Based on Verilog-A

被引:0
|
作者
Wang Xiao [1 ,2 ,3 ]
Shi Zelin [1 ,3 ]
机构
[1] Chinese Acad Sci, Shenyang Inst Automat, Shenyang 110016, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[3] Chinese Acad Sci, Key Lab Optoelect Informat Proc, Shenyang 110016, Peoples R China
来源
SELECTED PAPERS FROM CONFERENCES OF THE PHOTOELECTRONIC TECHNOLOGY COMMITTEE OF THE CHINESE SOCIETY OF ASTRONAUTICS 2014, PT II | 2015年 / 9522卷
关键词
Readout integrated circuit; Behavioral modeling; Operational amplifier; Switch; Noise;
D O I
10.1117/12.2180101
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Infrared detectors are the core of infrared imaging systems, while readout integrated circuits are the key components of detectors. In order to grasp the performance of circuits quickly and accurately, a method of circuit modeling using Verilog-A language is proposed, which present a behavioral simulation model for the ROIC. At first, a typical capacitor trans-impedance amplifier(CTIA) ROIC unit is showed, then the two essential parts of it, operational amplifier and switch are modeled on behavioral level. The op amp model concludes these non-ideal factors, such as finite gain-bandwidth product, input and output offset, output resistance and so on. Non-deal factors that affect switches are considered in the switch behavioral model, such as rise and fall time, on-resistance and so on. At last time-domain modeling method for noise is presented, which is compared with the classical frequency domain method for difference. The analysis results shows that in the situation that noise interested bandwidth(NIBW) is more than 5MHz, the difference between the two methods leads to less than 1% if the sample rate of noise is larger 4 times of the NIBW
引用
收藏
页数:7
相关论文
共 50 条
  • [41] Multidomain Modeling for Reliability Evaluation of Devices and Microsystems Using Verilog-A
    Kammerer, Jean-Baptiste
    Garci, Maroua
    Pregaldiny, Fabien
    Hebrard, Luc
    Kaid, Achraf
    Roqueta, Fabrice
    2022 29TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2022), 2022, : 51 - 56
  • [42] Verilog-A Compatible Recurrent Neural Network Model for Transient Circuit Simulation
    Chen, Zaichen
    Raginsky, Maxim
    Rosenbaum, Elyse
    2017 IEEE 26TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2017,
  • [43] Digitally assisted backend correction pipeline ADC Verilog-A modeling
    Gong Yuehong
    Luo Min
    Ma Jianguo
    ADVANCED MATERIALS AND ENGINEERING MATERIALS, PTS 1 AND 2, 2012, 457-458 : 1122 - +
  • [44] Low Power Configurable Readout Integrated Circuit for Infrared Detector
    Gupta, Hari Shanker
    Kumar, A. S. Kiran
    Datta, Pranoy
    Baghini, Maryam Shojaei
    Sharma, Dinesh K.
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 198 - 203
  • [45] DESIGN OF READOUT INTEGRATED CIRCUIT FOR UNCOOLED INFRARED FOCAL PLANE ARRAYS BASED ON MICROCANTILEVER
    Cao Jun-Min
    Chen Zhong-Jian
    Lu Wen-Gao
    Zhang Ya-Cong
    Lei Ke
    Zhao Bao-Ying
    JOURNAL OF INFRARED AND MILLIMETER WAVES, 2010, 29 (02) : 97 - 101
  • [46] Large dynamic range Readout Integrated Circuit for Infrared Detectors
    Gupta, Hari Shanker
    Mehta, Sanjeev
    Chowdhury, Arup Roy
    Kumar, A. S. Kiran
    Baghini, Maryam Shojaei
    Sharma, Dinesh K.
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 311 - 316
  • [47] An application of Verilog-A to modeling of back propagation algorithm in neural networks
    Suzuki, K
    Nishio, A
    Kamo, A
    Watanabe, T
    Asai, H
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1336 - 1339
  • [48] Microwave Active Devices modeling using Verilog-A description language
    Zamanillo, J. M.
    Lopez-Espi, P. L.
    Rivera, Sergio
    Cobo, Beatriz
    Torres, Raquel
    Mediavilla, Angel
    Perez-Vega, C.
    SMO 08: PROCEEDINGS OF THE 8TH WSEAS INTERNATIONAL CONFERENCE ON SIMULATION, MODELLING AND OPTIMIZATION, 2008, : 322 - +
  • [49] Compact modeling of DG-Tunnel FET for Verilog-A Implementation
    Biswas, Arnab
    De Michielis, Luca
    Bazigos, Antonios
    Ionescu, Adrian Mihai
    ESSDERC 2015 PROCEEDINGS OF THE 45TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2015, : 40 - 43
  • [50] Verilog-A Compact Modeling and Simulation of AWGR based All-to-All Optical Interconnects
    Zhang, Kaiqi
    Xiao, Xian
    Zhang, Yu
    Ben Yoo, S. J.
    2018 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2018,