Modeling for Infrared Readout Integrated Circuit Based on Verilog-A

被引:0
|
作者
Wang Xiao [1 ,2 ,3 ]
Shi Zelin [1 ,3 ]
机构
[1] Chinese Acad Sci, Shenyang Inst Automat, Shenyang 110016, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[3] Chinese Acad Sci, Key Lab Optoelect Informat Proc, Shenyang 110016, Peoples R China
来源
SELECTED PAPERS FROM CONFERENCES OF THE PHOTOELECTRONIC TECHNOLOGY COMMITTEE OF THE CHINESE SOCIETY OF ASTRONAUTICS 2014, PT II | 2015年 / 9522卷
关键词
Readout integrated circuit; Behavioral modeling; Operational amplifier; Switch; Noise;
D O I
10.1117/12.2180101
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Infrared detectors are the core of infrared imaging systems, while readout integrated circuits are the key components of detectors. In order to grasp the performance of circuits quickly and accurately, a method of circuit modeling using Verilog-A language is proposed, which present a behavioral simulation model for the ROIC. At first, a typical capacitor trans-impedance amplifier(CTIA) ROIC unit is showed, then the two essential parts of it, operational amplifier and switch are modeled on behavioral level. The op amp model concludes these non-ideal factors, such as finite gain-bandwidth product, input and output offset, output resistance and so on. Non-deal factors that affect switches are considered in the switch behavioral model, such as rise and fall time, on-resistance and so on. At last time-domain modeling method for noise is presented, which is compared with the classical frequency domain method for difference. The analysis results shows that in the situation that noise interested bandwidth(NIBW) is more than 5MHz, the difference between the two methods leads to less than 1% if the sample rate of noise is larger 4 times of the NIBW
引用
收藏
页数:7
相关论文
共 50 条
  • [31] A Scalable Verilog-A Modeling Method for ESD Protection Devices
    Li, Weiying
    Tian, Yu
    Wei, Linpeng
    Gill, Chai
    Mao, Wei
    Wang, Chuanzheng
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 2010, 2010,
  • [32] Analysis and Verilog-A Modeling of Floating-Gate Transistors
    Chowdhury, Sayma Nowshin
    Chen, Matthew
    Shah, Sahil
    IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2025, 6 : 63 - 73
  • [33] Verilog-A Modeling of Radiation-Induced Mismatch Enhancement
    Gorbunov, Maxim S.
    Danilov, Igor A.
    Zebrev, Gennady I.
    Osipenko, Pavel N.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (03) : 785 - 792
  • [34] Modeling and simulation of capacitive gate transducer using Verilog-A
    Yang, Bo
    Yang, Yin-Tang
    Sun, Long-Jie
    Zhu, Zhang-Ming
    Dianzi Qijian/Journal of Electron Devices, 2005, 28 (04): : 871 - 874
  • [35] Language-based modeling and simulation in Verilog-A: A case study of gimbal systems
    Ahmadi, R
    Smith, RD
    Rubin, L
    Zarkesh, AM
    AIAA MODELING AND SIMULATION TECHNOLOGIES CONFERENCE: A COLLECTION OF TECHNICAL PAPERS, 1999, : 383 - 389
  • [36] Compact Verilog-A Modeling of Silicon Traveling-Wave Modulator for Hybrid CMOS Photonic Circuit Design
    Zhu, Kehan
    Saxena, Vishal
    Kuang, Wan
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 615 - 618
  • [37] Improved Verilog-A Based Artificial Neural Network Modeling Applied to GaN HEMTs
    Jarndal, Anwar
    Ansari, Md Hasnain
    Dautov, Kassen
    Almajali, Eqab
    Chauhan, Yogesh Singh
    Majzoub, Sohaib
    Mahmoud, Soliman A.
    Bonny, Talal
    ADVANCED THEORY AND SIMULATIONS, 2025, 8 (02)
  • [38] Changing the paradigm for compact model integration in circuit simulators using Verilog-A
    Mierzwinski, M
    O'Halloran, P
    Troyanovsky, B
    Dutton, R
    NANOTECH 2003, VOL 2, 2003, : 376 - 379
  • [39] Designing a Class E Power Amplifier through Modeling in Verilog-A
    Ting, Arriel
    Alvarez, Anastacia
    De Leon, Maria Theresa
    Rosales, Marc
    Sabino, Maria Patricia Rouelli
    Hizon, John Richard
    Santos, Christopher
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 93 - 94
  • [40] An Efficient Simplified SPAD Timing Jitter Model in Verilog-A for Circuit Simulation
    Xu, Linmeng
    Chang, Yu
    Liu, Liyu
    Qiao, Kai
    Xu, Zefang
    Wang, Jieying
    Su, Chang
    Liu, Tianye
    Yin, Fei
    Wang, Xing
    ELECTRONICS, 2025, 14 (06):