PCA based programmable path signature analysis in BIST

被引：0

作者：

Zhang, CW ^{[1
]}

Peng, QC ^{[1
]}

Li, YB ^{[1
]}

机构：

[1] Univ Elect Sci & Technol China, Inst Commun & Informat Engn, Lab 140, Chengdu 610054, Peoples R China

来源：

2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4 | 2002年

关键词：

programmable cellular automata (PCA); built-in self-test (BIST); circuit under test (CUT); signature analysis (SA);

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A novel approach of programmable cellular automata (PCA) based switch path signature analysis in built-in self-test (BIST) is presented in this paper. By taking account of the biased output bits of the circuit under test (CUT) while computing aliasing probability, we can obtain lower bound of the aliasing probability contrasting to the former methods such as linear feedback shift register (LFSR) and multiple input shift register (MISR).

引用

页码：1227 / 1229

页数：3

共 50 条

[31] A Signature Analysis Technique for the Identification of Failing Vectors with Application to Scan-BIST*
Michael Goessel
Krishnendu Chakrabarty
Vitalij Ocheretnij
Andreas Leininger
Journal of Electronic Testing, 2004, 20 : 611 - 622
[32] A signature analysis technique for the identification of failing vectors with application to Scan-BIST
Goessel, M
Chakrabarty, K
Ocheretnij, V
Leininger, A
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (06): : 611 - 622
[33] FAST SIGNATURE COMPUTATION FOR BIST LINEAR COMPACTORS
LAMBIDONIS, D
IVANOV, A
AGARWAL, VK
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (08) : 1037 - 1044
[34] Exploiting programmable BIST for the diagnosis of embedded memory cores
Appello, D
Bernardi, P
Fudoli, A
Rebaudengo, M
Reorda, MS
Tancorre, V
Violante, M
INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 379 - 385
[35] PCA-Based Adversarial Attacks on Signature Verification Systems
Jahangir, Maham
Basa, Azka
Younis, Muhammad Shahzad
Shafait, Faisal
DOCUMENT ANALYSIS AND RECOGNITION-ICDAR 2024, PT II, 2024, 14805 : 364 - 379
[36] PROGRAMMABLE LOGIC-ARRAYS EXHAUSTIVE TESTING AND SIGNATURE ANALYSIS
STOLOV, EL
AUTOMATION AND REMOTE CONTROL, 1993, 54 (03) : 497 - 501
[37] BIST-based diagnosis scheme for field programmable gate array interconnect delay faults
Peng, Y. -L.
Wu, C. -W.
Liou, J. -J.
Huang, C. -T.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (06): : 716 - 723
[38] Redundant transformations for BIST testability metrics-based data path allocation
Yang, LT
Muzio, J
APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2002, : 119 - 123
[39] A programmable BIST architecture for clusters of multiple-port SRAMs
Benso, A
Di Carlo, S
Di Natale, G
Prinetto, P
Bodoni, ML
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 557 - 566
[40] Self-programmable shared BIST for testing multiple memories
Bahl, Swapnil
Srivastava, Vishal
PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008, 2008, : 91 - 96

← 1 2 3 4 5 →