PCA based programmable path signature analysis in BIST

被引：0

作者：

Zhang, CW ^{[1
]}

Peng, QC ^{[1
]}

Li, YB ^{[1
]}

机构：

[1] Univ Elect Sci & Technol China, Inst Commun & Informat Engn, Lab 140, Chengdu 610054, Peoples R China

来源：

2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4 | 2002年

关键词：

programmable cellular automata (PCA); built-in self-test (BIST); circuit under test (CUT); signature analysis (SA);

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A novel approach of programmable cellular automata (PCA) based switch path signature analysis in built-in self-test (BIST) is presented in this paper. By taking account of the biased output bits of the circuit under test (CUT) while computing aliasing probability, we can obtain lower bound of the aliasing probability contrasting to the former methods such as linear feedback shift register (LFSR) and multiple input shift register (MISR).

引用

页码：1227 / 1229

页数：3

共 50 条

[11] A programmable BIST core for embedded DRAM
Huang, CT
Huang, JR
Wu, CF
Wu, CW
Chang, TY
IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (01): : 59 - 70
[12] Programmable BIST core for embedded DRAM
Natl Tsing Hua Univ, Hsinchu, Taiwan
IEEE Des Test Comput, 1 (59-69):
[13] AES-based BIST: self-test, test pattern generation and signature analysis
Doulcier, M.
Flottes, M. L.
Rouzeyre, B.
DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 314 - 321
[14] On-line signature verification based on PCA feature reduction and statistical analysis
Ahmed, Kareem
El-Henawy, I. M.
Rashad, M. Z.
Nomir, O.
ICCES'2010: THE 2010 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS, 2010, : 3 - 8
[15] Path-based branch prediction using signature analysis
Lee, S.
Park, I.-C.
Kyung, C.-M.
Microprocessors and Microsystems, 1999, 23 (08): : 527 - 536
[16] Path-based branch prediction using signature analysis
Lee, S
Park, IC
Kyung, CM
MICROPROCESSORS AND MICROSYSTEMS, 1999, 23 (8-9) : 527 - 536
[17] SINGLE-REFERENCE MULTIPLE INTERMEDIATE SIGNATURE (SREMIS) ANALYSIS FOR BIST
WU, YJ
IVANOV, A
IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (06) : 817 - 825
[18] BIST-based delay path testing in FPGA architectures
Harris, IG
Menon, PR
Tessier, R
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 932 - 938
[19] Fully Programmable Memory BIST for Commodity DRAMs
Kim, Ilwoong
Jeong, Woosik
Kang, Dongho
Kang, Sungho
ETRI JOURNAL, 2015, 37 (04) : 787 - 792
[20] Programmable memory BIST and a new synthesis framework
Zarrineh, Kamran
Upadhyaya, Shambhu J.
Proceedings - Annual International Conference on Fault-Tolerant Computing, 1999, : 352 - 355

← 1 2 3 4 5 →