Transient-induced latchup in CMOS integrated circuits due to electrical fast transient (EFT) test

被引：0
|
作者：
Yen, Cheng-Cheng [1 ]
Ker, Ming-Dou [1 ]
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Nanoelect & Gigascale Syst Lab, Hsinchu 30039, Taiwan
来源：
IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The transient-induced latchup (TLU) in CMOS ICs under electrical fast transient (EFT) test has been investigated by experimental verification. With positive and negative voltage pulses under EFT test, the TLU can be triggered on in CMOS ICs with the parasitic pnpn structure. The physical mechanism of TLU in CMOS ICs has been developed with experimental verification in time domain. All the experimental evaluations have been verified with the silicon-controlled rectifier (SCR) test structure fabricated in a 0.18-mu m CMOS technology.
引用
收藏
页码：253 / +
页数：2
相关论文
共 50 条
  • [41] An interconnect transient coupling induced noise susceptibility for dynamic circuits in deep submicron CMOS technology
    Lee, MK
    Darley, MH
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A256 - A259
  • [42] Component-level measurement for transient-induced latch-up in CMOS ICs under system-level ESD considerations
    Ker, Ming-Dou
    Hsu, Sheng-Fu
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2006, 6 (03) : 461 - 472
  • [43] Special requirements for associated equipments used in an electrical fast transient/burst immunity test
    Zhou Lei
    Deng Linxiang
    Chen Daosheng
    Yan Wei
    2013 ASIA-PACIFIC SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2013,
  • [44] Layout Consideration and Circuit Solution to Prevent EOS Failure Induced by Latchup Test in a High-Voltage Integrated Circuits
    Tsai, Hui-Wen
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (01) : 493 - 498
  • [45] A NEW METHOD FOR ASSESSING THE SUSCEPTIBILITY OF CMOS INTEGRATED-CIRCUITS TO LATCH-UP - THE SYSTEM TRANSIENT TECHNIQUE
    CHWASTEK, EJ
    ELECTRICAL OVERSTRESS / ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 1989, 1989, : 149 - 155
  • [46] Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices
    Ziabari, Amirkoushyar
    Park, Je-Hyoung
    Ardestani, Ehsan K.
    Renau, Jose
    Kang, Sung-Mo
    Shakouri, Ali
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (11) : 2366 - 2379
  • [47] New Method to Model the Equivalent Circuit of the Pulse Generator in Electrical Fast Transient/Burst Test
    Zhai, Xiaoshe
    Geng, Yingsan
    Wang, Jianhua
    Song, Zhengxiang
    Chen, Degui
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (08): : 1052 - 1057
  • [48] Electrical fast-transient test: Conducted and radiated disturbance determination by a complete source modeling
    Cerri, G
    De Leo, R
    Primiani, VM
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2001, 43 (01) : 37 - 44
  • [49] Layout-based mitigation of single-event transient for monolithic 3D CMOS integrated circuits
    Zhang, Junjun
    Liu, Fanyu
    Li, Bo
    Huang, Yang
    Yang, Can
    Wang, Guoqing
    Chen, Siyuan
    Cheng, Jinxing
    Wang, Qingbo
    Yu, Ai
    Luo, Jiajun
    MICROELECTRONICS RELIABILITY, 2021, 126
  • [50] A Variation-Adaptive Integrated Computational Digital LDO in 22nm CMOS with Fast Transient Response
    Ahmed, Zakir K.
    Krishnamurthy, Harish K.
    Augustine, Charles
    Liu, Xiaosen
    Weng, Sheldon
    Ravichandran, Krishnan
    Tschanz, James W.
    De, Vivek
    2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C124 - C125
12345