Transient-induced latchup in CMOS integrated circuits due to electrical fast transient (EFT) test

被引：0
|
作者：
Yen, Cheng-Cheng [1 ]
Ker, Ming-Dou [1 ]
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Nanoelect & Gigascale Syst Lab, Hsinchu 30039, Taiwan
来源：
IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The transient-induced latchup (TLU) in CMOS ICs under electrical fast transient (EFT) test has been investigated by experimental verification. With positive and negative voltage pulses under EFT test, the TLU can be triggered on in CMOS ICs with the parasitic pnpn structure. The physical mechanism of TLU in CMOS ICs has been developed with experimental verification in time domain. All the experimental evaluations have been verified with the silicon-controlled rectifier (SCR) test structure fabricated in a 0.18-mu m CMOS technology.
引用
收藏
页码：253 / +
页数：2
相关论文
共 50 条
  • [21] Efficient transient electrothermal simulation of CMOS VLSI circuits under electrical overstress
    Li, T
    Tsai, CH
    Kang, SM
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 6 - 11
  • [22] Latent Damage in 0.13 μm Large Scale Integrated Circuit from Transient Latchup Test
    Du C.
    Zhao H.
    Deng Y.
    Yuanzineng Kexue Jishu/Atomic Energy Science and Technology, 2019, 53 (12): : 2498 - 2503
  • [23] Propagation of Electrial Fast Transient (EFT) in Radiation mode and its impacts on Equipment under Test
    Shanthi, Senthil Kumar Ravi
    Soundararaju, Sambasivam
    Rajendran, Manivannan
    Krishnan, E. Murali
    Vellaidurai, A.
    Narayanan, G. Lakshmi
    Kumar, R. Vijaya
    2023 JOINT ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE & COMPATIBILITY, APEMC/INCEMIC, 2023, : 130 - 132
  • [24] Modeling of pulse generator in electrical fast transient/burst test
    Zhai, Xiao-She
    Geng, Ying-San
    Wang, Jian-Hua
    Song, Zheng-Xiang
    Zhang, Guo-Gang
    Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2010, 30 (06): : 123 - 128
  • [25] Transient-induced latch-up test setup for wafer-level and package-level
    Bonfert, D.
    Gieser, H.
    Wolf, H.
    Frank, M.
    Konrad, A.
    Schulz, J.
    MICROELECTRONICS RELIABILITY, 2006, 46 (9-11) : 1629 - 1633
  • [26] Study on transient response due to fast reclosing of the electrical sources of the motor
    Wang, Xiong-Hai
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2002, 36 (01): : 97 - 100
  • [27] Impact of on- and off-chip protection on the transient-induced latch-up sensitivity of CMOS IC
    Scholz, Mirko
    Chen, Shih-Hung
    Hellings, Geert
    Linten, Dimitri
    MICROELECTRONICS RELIABILITY, 2016, 57 : 53 - 58
  • [28] Analysis and Solution to Overcome EOS Failure Induced by Latchup Test in A High-Voltage Integrated Circuits
    Tsai, Hui-Wen
    Ker, Ming-Dou
    Liu, Yi-Sheng
    Chuang, Ming-Nan
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [29] On-chip detection circuit for protection design in display panel against electrical fast transient (EFT) disturbance
    Yen, Cheng-Cheng
    Ker, Ming-Dou
    Lin, Wan-Yen
    Yang, Che-Ming
    Chen, Shih-Fan
    Chen, Tung-Yang
    PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON ELECTROSTATICS: ELECTROSTATICS 2011, 2011, 301
  • [30] Analysis and Solution to Overcome EOS Failure Induced by Latchup Test in A High-Voltage Integrated Circuits
    Tsai, Hui-Wen
    Ker, Ming-Dou
    Liu, Yi-Sheng
    Chuang, Ming-Nan
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
12345