Transient-induced latchup in CMOS integrated circuits due to electrical fast transient (EFT) test

被引：0
|
作者：
Yen, Cheng-Cheng [1 ]
Ker, Ming-Dou [1 ]
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Nanoelect & Gigascale Syst Lab, Hsinchu 30039, Taiwan
来源：
IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The transient-induced latchup (TLU) in CMOS ICs under electrical fast transient (EFT) test has been investigated by experimental verification. With positive and negative voltage pulses under EFT test, the TLU can be triggered on in CMOS ICs with the parasitic pnpn structure. The physical mechanism of TLU in CMOS ICs has been developed with experimental verification in time domain. All the experimental evaluations have been verified with the silicon-controlled rectifier (SCR) test structure fabricated in a 0.18-mu m CMOS technology.
引用
收藏
页码：253 / +
页数：2
相关论文
共 50 条
  • [1] Transient-Induced Latchup in CMOS ICs Under Electrical Fast-Transient Test
    Yen, Cheng-Cheng
    Ker, Ming-Dou
    Chen, Tung-Yang
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (02) : 255 - 264
  • [2] Transient-induced latchup dependence on power-pin damping frequency and damping factor in CMOS integrated circuits
    Hsu, Sheng-Fu
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (08) : 2002 - 2010
  • [3] Study of board-level noise filters to prevent transient-induced latchup in CMOS integrated circuits during EMC/ESD test
    Hsu, Sheng-Fu
    Ker, Ming-Dou
    2006 17TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, 2006, : 533 - +
  • [4] Transient-induced latchup in CMOS technology: Physical mechanism and device simulation
    Ker, MD
    Hsu, SF
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 937 - 940
  • [5] Physical mechanism and device simulation on transient-induced latchup in CMOS ICs under system-level ESD test
    Ker, MD
    Hsu, SF
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) : 1821 - 1831
  • [6] Transient-to-Digital Converter for Protection Design in CMOS Integrated Circuits against Electrical Fast Transient
    Yen, Cheng-Cheng
    Ker, Ming-Dou
    Liao, Chi-Sheng
    Chen, Tung-Yang
    Tsai, Chih-Chung
    EMC 2009: IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, TECHNICAL PAPER, 2009, : 41 - +
  • [7] Unexpected failure in power-rail ESD clamp circuits of CMOS integrated circuits in microelectronics systems during electrical fast transient (EFT) test and the re-design solution
    Ker, Ming-Dou
    Yen, Cheng-Cheng
    EMC ZURICH-MUNICH 2007, SYMPOSIUM DIGEST, 2007, : 69 - 72
  • [8] ESD Protection Circuit for High-Voltage CMOS ICs with Improved Immunity Against Transient-Induced Latchup
    Ker, Ming-Dou
    Hsu, Che-Lun
    Chen, Wen-Yi
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 989 - 992
  • [9] Evaluation on efficient measurement setup for transient-induced latchup with bi-polar trigger
    Ker, MD
    Hsu, SF
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 121 - 128
  • [10] Evaluation on board-level noise filter networks to suppress transient-induced latchup in CMOS ICs under system-level ESD test
    Ker, MD
    Hsu, SF
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2006, 48 (01) : 161 - 171
12345