Test-point selection algorithm using small signal model for scan-based BIST

被引：0
|
作者：
Hu, H [1 ]
Sun, YH [1 ]
机构：
[1] Tsing Hua Univ, Inst Microelect, Beijing 100084, Peoples R China
来源：
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/ATS.2003.1250877
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A test point selection algorithm TEPSAUS (TEst-Point Selection Algorithm Using Small signal model) for scan based build-in self-test (BIST) is proposed in this paper In order to reduce the computational complexity, the algorithm uses Small Signal Model (SSM) to build recursion formulas for cost reduction functions. With the recursion functions, the cost reduction functions can be calculated efficiently.
引用
收藏
页码：507 / 507
页数：1
相关论文
共 50 条
  • [1] Efficient test-point selection for scan-based BIST
    Tsai, HC
    Cheng, KTT
    Lin, CJM
    Bhawmik, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 667 - 676
  • [2] A hybrid algorithm for test point selection for scan-based BIST
    Tsai, HC
    Cheng, KT
    Lin, CJ
    Bhawmik, S
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 478 - 483
  • [3] Testability analysis and test-point insertion in RTL VHDL specifications for scan-based BIST
    Boubezari, S
    Cerny, E
    Kaminska, B
    Nadeau-Dostie, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) : 1327 - 1340
  • [4] Accelerated test points selection method for scan-based BIST
    Nakao, M
    Hatayama, K
    Higashi, I
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 359 - 364
  • [5] On improving test quality of scan-based BIST
    Tsai, HC
    Cheng, KT
    Bhawmik, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (08) : 928 - 938
  • [6] Constructive multi-phase test point insertion for scan-based BIST
    Tamarapalli, N
    Rajski, J
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 649 - 658
  • [7] On acceleration of lest points selection for scan-based BIST
    Nakao, M
    Hatayama, K
    Higashi, I
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1998, E81D (07): : 668 - 674
  • [8] Using weighted scan enable signals to improve test effectiveness of scan-based BIST
    Xiang, Dong
    Chen, Mingjing
    Fujiwara, Hideo
    IEEE TRANSACTIONS ON COMPUTERS, 2007, 56 (12) : 1619 - 1628
  • [9] Improving test effectiveness of scan-based BIST by scan chain partitioning
    Xiang, D
    Chen, MJ
    Sun, JG
    Fujiwara, H
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) : 916 - 927
  • [10] Improving test quality of scan-based BIST by scan chain partitioning
    Xiang, D
    Chen, MJ
    Sun, JG
    Fujiwara, H
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 12 - 17
12345