共 50 条
- [43] HIGH LEAD SOLDER FAILURE AND MICROSTRUCTURE ANALYSIS IN DIE ATTACH POWER DISCRETE PACKAGES PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 545 - 550
- [44] Failure analysis for laminate delamination 2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 73 - 75
- [45] Effects of flux residue and thermomechanical stresses on delamination failure in flip chip packages PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 274 - 281
- [46] A fracture mechanics analysis of underfill delamination in flip chip packages Advances in Electronic Packaging 2005, Pts A-C, 2005, : 1341 - 1346
- [47] Delamination Analysis and Reliability Design for CMOS Image Sensors Packages 2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 507 - +
- [48] THE NUMERICAL STUDY FOR THE THERMAL CHARACTERISTICS OF 3D VERTICAL STACKED DIE PACKAGES IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 2, 2010, : 507 - 512
- [49] Wafer-level film selection for stacked-die chip scale packages 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1731 - +
- [50] Reliability and Failure Analysis Study of Multi-die Embedded Micro Wafer Level Packages 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 668 - 672