Failure analysis of full delamination on the stacked die leaded packages

被引:5
|
作者
Lin, TY [1 ]
Xiong, ZP [1 ]
Yao, YF [1 ]
Tok, L [1 ]
Yue, ZY [1 ]
Njoman, B [1 ]
Chua, KH [1 ]
机构
[1] Agere Syst Singapore Pte Ltd, Singapore 349278, Singapore
来源
53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS | 2003年
关键词
D O I
10.1109/ECTC.2003.1216440
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
There has been significant demand for stacked die technology during the paste few years. The stacked die devices are mainly used in portable consumer products. This kind of silicon integration technology provides flexibility in space reduction, weight savings and excellent electrical functionality. In this article, the samples with stacked die construction were built into the leaded package. It was found that one of the test vehicles had full delamination at the leadframe paddle/mold compound interface after 100 temperature cycles (-55C to 150C) with moisture preconditioning at level 3 (60C/60%RH for 40 hours) although the electrical test passed 1000 temperature cycles. The fish bone diagram was used to identify the possible failure root causes. The material, process and design factors were extensively evaluated by the experiments and finite element analysis. The ealuation results showed that die attach paste voids were major factors affecting the package integrity, and could produce the delamination initiation at the edge of the die attach paste and propagate down to the leadframe paddle/mold compound interface due to high stress concentration and weak adhesion strength. The finite. element analyses were implemented to address the stress distribution in the stacked die package and verified by the actual C-SAM results. It demonstrated that the excellent package integrity could be achievable by applying the void-free die attach paste and improving the adhesion strength at the leadframe paddle level.
引用
收藏
页码:1170 / 1175
页数:6
相关论文
共 50 条
  • [41] A Model of BGA Thermal Vias as an Example of Lumped Parameter Analysis in Thermal Modeling of SiPs and Stacked Die Packages
    Colombo, Luigi Pietro Maria
    Paleari, Davide
    Petrushin, Alexey
    PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 70 - 77
  • [42] Fracture analysis on die attach adhesives for stacked packages based on in-situ testing and cohesive zone model
    Ren, Huai-Hui
    Wang, Xi-Shu
    Jia, Su
    MICROELECTRONICS RELIABILITY, 2013, 53 (07) : 1021 - 1028
  • [43] HIGH LEAD SOLDER FAILURE AND MICROSTRUCTURE ANALYSIS IN DIE ATTACH POWER DISCRETE PACKAGES
    Chiong, Kenny
    Zhang, HongWen
    Lim, Sze Pei
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 545 - 550
  • [44] Failure analysis for laminate delamination
    Yang, Ying
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 73 - 75
  • [45] Effects of flux residue and thermomechanical stresses on delamination failure in flip chip packages
    Sham, ML
    Kim, JK
    PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 274 - 281
  • [46] A fracture mechanics analysis of underfill delamination in flip chip packages
    Mahalingam, Saketh
    Tonapi, Sandeep
    Sitaraman, Suresh K.
    Advances in Electronic Packaging 2005, Pts A-C, 2005, : 1341 - 1346
  • [47] Delamination Analysis and Reliability Design for CMOS Image Sensors Packages
    Wu Wei
    Qin Fei
    Zhu Wenhui
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 507 - +
  • [48] THE NUMERICAL STUDY FOR THE THERMAL CHARACTERISTICS OF 3D VERTICAL STACKED DIE PACKAGES
    Yu, Chin-Kuang
    Hsieh, Ming-Che
    Liu, Chun-Kai
    Dai, Ming-Ji
    Tain, Ra-Min
    IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 2, 2010, : 507 - 512
  • [49] Wafer-level film selection for stacked-die chip scale packages
    Shi, Daniel
    Fan, Xuejun
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1731 - +
  • [50] Reliability and Failure Analysis Study of Multi-die Embedded Micro Wafer Level Packages
    Sekhar, V. N.
    Rao, V. S.
    Sharma, Gaurav
    Rajoo, Ranjan
    Ling, Serene Thew Mei
    Houe, Khong Chee
    Choong, Chong Ser
    Kuo, Cheng Cheng
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 668 - 672