Wafer-level film selection for stacked-die chip scale packages

被引:7
|
作者
Shi, Daniel [1 ]
Fan, Xuejun [1 ]
机构
[1] Intel Technol Dev Shanghai Ltd, Flash Mfg Grp, Shanghai 200131, Peoples R China
关键词
D O I
10.1109/ECTC.2007.374029
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wafer-level dicing tape format die-attach (DA) film and the corresponding lamination method provide a suitable solution for handling thin-wafers. However, such die-attach films typically have a Young's modulus less than 10MPa at soldering reflow temperature (e.g. 260 degrees C). This introduces a new failure mode, i.e., cohesive failure in the DA film. Through extensive experimental DOE studies described in this paper, it has been observed that some CSP packages with such film are very sensitive to substrate thickness and reflow profiles. In this work, a fundamental understanding of failure mechanisms was obtained through comprehensive finite element simulation and material characterization. It was noted that there might. be a risk of cohesive failure with low-modulus die-attach film during reflow. Further, several types of die-attach films were evaluated based on full stack and discrete packages. Experimental results showed that not all die-attach films with very low modulus are sensitive to reflow profiles with cohesive failures. A general methodology for selecting die-attach film for ultra-thin stacked-die packages was developed based on the advanced measurement techniques and finite element simulation. If the film is not sensitive to reflow profile, even though the die-attach film has very low modulus, the film modulus, moisture diffusivity, and saturated moisture concentration will not be critical the parameters for screening the DA films. In this case, interfacial adhesion and the film voids become the key modulators. Since the stress state in the film is hydrostatic in a confined constraint condition, the effective hydrostatic stress in the film is not as high as vapor pressure, the low-modulus die-attach film can be used without cohesive failure. On the other hand, when cohesive failures are present, the integrated modeling approach with material characterization can be applied to design a package without failure.
引用
收藏
页码:1731 / +
页数:2
相关论文
共 50 条
  • [1] Modeling of moisture over-saturation and vapor pressure in die-attach film for stacked-die chip scale packages
    Chen, Liangbiao
    Adams, Jeremy
    Chu, Hsing-Wei
    Fan, Xuejun
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2016, 27 (01) : 481 - 488
  • [2] Modeling of moisture over-saturation and vapor pressure in die-attach film for stacked-die chip scale packages
    Liangbiao Chen
    Jeremy Adams
    Hsing-Wei Chu
    Xuejun Fan
    Journal of Materials Science: Materials in Electronics, 2016, 27 : 481 - 488
  • [3] Ball impact responses of wafer-level chip-scale packages
    Lai, Yi-Shao
    Chang, Hsiao-Chuan
    Yeh, Chang-Lin
    2006 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY CONFERENCE TAIWAN (IMPACT), PROCEEDINGS, 2006, : 127 - +
  • [4] Cyclic bending reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Wang, Tong Hong
    Tsai, Han-Hui
    Jen, Ming-Hwa R.
    MICROELECTRONICS RELIABILITY, 2007, 47 (01) : 111 - 117
  • [5] Thermal characterization of stacked-die packages
    Zhang, L
    Howard, N
    Gumaste, V
    Poddar, A
    Nguyen, L
    TWENTIETH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2004, 2004, : 55 - 63
  • [6] Electromigration Reliability of Redistribution Lines in Wafer-level Chip-Scale Packages
    Lai, Yi-Shao
    Kao, Chin-Li
    Chiu, Ying-Ta
    Appelt, Bernd K.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 326 - 331
  • [7] Characterizations of ball impact responses of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chang, Hsiao-Chuan
    Kao, Chin-Li
    JOURNAL OF ALLOYS AND COMPOUNDS, 2008, 450 (1-2) : 238 - 244
  • [8] An experimental investigation of current stressing on wafer-level chip-scale packages
    Lai, Yi-Shao
    Kung, Heng-Yu
    Chen, Po-Ying
    Yeh, Wen-Kuan
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 582 - 584
  • [9] Investigations of board-level drop reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Wang, Ching-Chun
    JOURNAL OF ELECTRONIC PACKAGING, 2007, 129 (01) : 105 - 108
  • [10] Reliability and characteristics of wafer-level chip-scale packages under current stress
    Chen, Po-Ying
    Kung, Heng-Yu
    Lai, Yi-Shao
    Tsai, Ming Hsiung
    Yeh, Wen-Kuan
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (02) : 819 - 823