共 50 条
- [1] Spacer Double Patterning Technique for Sub-40nm DRAM Manufacturing Process Development LITHOGRAPHY ASIA 2008, 2008, 7140
- [2] Overbake: sub-40nm gate patterning with ArF lithography and binary masks ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 215 - 225
- [3] Memory technologies for sub-40nm node 2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 27 - 30
- [6] Efficient Characterization and Suppression Methodology of Edge Effects for Leakage Current Reduction of Sub-40nm DRAM Device 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 23RD IEEE ICMTS CONFERENCE PROCEEDINGS, 2010, : 34 - 37
- [8] SRAF Optimization for sub-40nm Technology Node Contact Patterning CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 283 - 290
- [9] Scaling of Floating Gate Electrode for sub-40nm Flash Technologies ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 123 - +
- [10] A study of sub-40nm FinFET BE-SONOS NAND flash 2008 JOINT NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP AND INTERNATIONAL CONFERENCE ON MEMORY TECHNOLOGY AND DESIGN, PROCEEDINGS, 2008, : 115 - +