Applications of MoSi-based Binary Intensity Mask for Sub-40nm DRAM

被引:0
|
作者
Eom, Tae-Seung [1 ]
Shin, Eun-Kyoung [1 ]
Lee, Eun-Ha [1 ]
Ryu, Yoon-Jung [1 ]
Park, Jun-Taek [1 ]
Koo, Sunyoung [1 ]
Shin, Hye-Jin [1 ]
Hwang, Seung-Hyun [1 ]
Lim, Hee-Youl [1 ]
Park, Sarohan [1 ]
Sun, Kyu-Tae [1 ]
Kwak, Noh-Jung [1 ]
Park, Sungki [1 ]
机构
[1] Hynix Semicond Inc, R&D Div, Ichon Si 467701, Kyoungki Do, South Korea
来源
关键词
Polarization; Hyper-NA Immersion Lithography; MoSi-based BIM; Att.PSM; DRAM;
D O I
10.1117/12.846728
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this paper, we will present applications of MoSi-based binary intensity mask for sub-40nm DRAM with hyper-NA immersion scanner which has been the main stream of DRAM lithography. Some technical issues will be reported for polarized illumination and mask materials in hyper-NA imaging. One att.PSM (Phase Shift Mask) and three types of binary intensity mask are used for this experiment; those are ArF att. PSM (MoSi: 760 angstrom, transmittance 6%), conventional Cr (1030 angstrom) BIM (Binary Intensity Mask), MoSi-based BIM (MoSi: 590 angstrom, transmittance 0.1%) and multi layer (Cr: 740 angstrom / MoSi: 930 angstrom) BIM. Simulation and experiment with 1.35NA immersion scanner are performed to study influence of mask structure, process margin and effect of polarization. Two types of DRAM cell patterns are studied; one is a line and space pattern and the other is a contact hole pattern through mask structure. Various line and space pattern is also through 38nm to 50nm half pitch studied for this experiment. Lithography simulation is done by in-house tool based on diffused aerial image model. EM-SUITE is also used in order to study the influence of mask structure and polarization effect through rigorous EMF simulation. Transmission and polarization effects of zero and the first diffraction orders are simulated for both att. PSM and BIM. First and zero diffraction order polarization are shown to be influenced by the structure of masking film. As pattern size on mask decreases to the level of exposure wavelength, incident light will interact with mask pattern, thereby transmittance changes for mask structure. Optimum mask bias is one of the important factors for lithographic performance. In the case of att. PSM, negative bias shows higher image contrast than positive one, but in the case of binary intensity mask, positive bias shows better performance than negative one. This is caused by balance of amplitude between first diffraction order and zero diffraction order light. 1 Process windows and mask error enhancement factors are measured with respect to several types of mask structure. In the case of one dimensional line and space pattern, MoSi-based BIM and conventional Cr BIM show the best performance through various pitches. But in the case of hole DRAM cell pattern, it is difficult to find out the advantage of BIM except of exposure energy difference. Finally, it was observed that MoSi-based binary intensity mask for sub-40nm DRAM has advantage for one dimensional line and space pattern.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] Spacer Double Patterning Technique for Sub-40nm DRAM Manufacturing Process Development
    Shiu, Weicheng
    Ma, William
    Lee, Hong Wen
    Wu, Jan Shiun
    Tseng, Yi Min
    Tsai, Kevin
    Liao, Chun Te
    Wang, Aaron
    Yau, Alan
    Lin, Yi Ren
    Chen, Yu Lung
    Wang, Troy
    Wu, Wen Bin
    Shih, Chiang Lin
    LITHOGRAPHY ASIA 2008, 2008, 7140
  • [2] Overbake: sub-40nm gate patterning with ArF lithography and binary masks
    Van Steenwinckel, D
    Kwinten, H
    Locorotondo, S
    Beckx, S
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 215 - 225
  • [3] Memory technologies for sub-40nm node
    Kim, Kinam
    Jeong, Gitae
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 27 - 30
  • [4] Design of Sub-40nm FinFET Based Label Free Biosensor
    Kesherwani, Shubhi
    Daga, Mitali
    Mishra, Guru Prasad
    SILICON, 2022, 14 (18) : 12459 - 12465
  • [5] Design of Sub-40nm FinFET Based Label Free Biosensor
    Shubhi Kesherwani
    Mitali Daga
    Guru Prasad Mishra
    Silicon, 2022, 14 : 12459 - 12465
  • [6] Efficient Characterization and Suppression Methodology of Edge Effects for Leakage Current Reduction of Sub-40nm DRAM Device
    Choi, Soo Han
    Park, Young Hee
    Park, Chul Hong
    Lee, Sang Hoon
    Yoo, Moon Hyun
    Kim, Gyu Tae
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 23RD IEEE ICMTS CONFERENCE PROCEEDINGS, 2010, : 34 - 37
  • [7] Double patterning materials for sub-40nm application
    Anno, Yusuke
    Kakizawa, Tomohiro
    Hori, Masafumi
    Soyano, Akimasa
    Fujiwara, Koichi
    Nakamura, Atsushi
    Sugiura, Makoto
    Yamaguchi, Yoshikazu
    Shimokawa, Tsutomu
    JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2008, 21 (05) : 691 - 696
  • [8] SRAF Optimization for sub-40nm Technology Node Contact Patterning
    Wang, Benny
    Zhang, Jasmine
    Zhu, Yu
    Huang, Vincent
    Cheng, Johnny
    Liu, Qingwei
    Shi, Xuelong
    Gu, Yiming
    Zhang, Recco
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 283 - 290
  • [9] Scaling of Floating Gate Electrode for sub-40nm Flash Technologies
    De Vos, Joeri
    Wellekens, Dirk
    Debusschere, Ingrid
    Van Houdt, Jan
    Van Aerde, Steven R. A.
    Fischer, Pamela R.
    Zagwijn, Peter M.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 123 - +
  • [10] A study of sub-40nm FinFET BE-SONOS NAND flash
    Hsu, Tzu-Hsuan
    Lue, Hang-Ting
    Peng, Wu-Chin
    Tsai, Cheng-Hung
    King, Ya-Chin
    Wang, Szu-Yu
    Wu, Ming-Tsung
    Hong, Shih-Ping
    Hsieh, Jung-Yu
    Yang, Ling-Wu
    Lian, Nan-Tzu
    Yang, Tahone
    Chen, Kuang-Chao
    Hsieh, Kuang-Yeu
    Liu, Rich
    Lu, Chih-Yuan
    2008 JOINT NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP AND INTERNATIONAL CONFERENCE ON MEMORY TECHNOLOGY AND DESIGN, PROCEEDINGS, 2008, : 115 - +